IC OFFLINE SWIT OTP HV 8SOIC

LNK564DN

Manufacturer Part NumberLNK564DN
DescriptionIC OFFLINE SWIT OTP HV 8SOIC
ManufacturerPower Integrations
SeriesLinkSwitch®-LP
LNK564DN datasheet
 

Specifications of LNK564DN

Output IsolationIsolatedFrequency Range93 ~ 107kHz
Voltage - Output700VPower (watts)3W
Operating Temperature-40°C ~ 150°CPackage / Case8-SOIC (0.154", 3.90mm Width) 7 leads
Input / Supply Voltage (max)265 VACInput / Supply Voltage (min)85 VAC
Duty Cycle (max)70 %Switching Frequency100 kHz
Supply Current160 uAOperating Temperature Range- 40 C to + 150 C
Mounting StyleSMD/SMTLead Free Status / RoHS StatusLead free / RoHS Compliant
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
Page 2/16

Download datasheet (2Mb)Embed
PrevNext
LNK562-564
BYPASS
(BP)
0.8 V
+
FEEDBACK
1.69 V -V
TH
(FB)
OPEN LOOP
PULLDOWN
Figure 2. Functional Block Diagram.
Pin Functional Description
DRAIN (D) Pin:
The power MOSFET drain connection provides internal
operating current for both startup and steady-state operation.
BYPASS (BP) Pin:
A 0.1 μF external bypass capacitor for the internally generated
5.8 V supply is connected to this pin.
FEEDBACK (FB) Pin:
During normal operation, switching of the power MOSFET is
controlled by this pin. MOSFET switching is disabled when a
current greater than 70 μA fl ows into this pin.
SOURCE (S) Pin:
This pin is the power MOSFET source connection. It is also the
ground reference for the BYPASS and FEEDBACK pins.
LinkSwitch-LP Functional
Description
LinkSwitch-LP comprises a 700 V power MOSFET switch with
a power supply controller on the same die. Unlike conventional
PWM (pulse width modulation) controllers, it uses a simple
ON/OFF control to regulate the output voltage. The controller
consists of an oscillator, feedback (sense and logic) circuit, 5.8
V regulator, BYPASS pin undervoltage circuit, over-temperature
2
Rev. H 11/08
AUTO-RESTART
COUNTER
FAULT
PRESENT
RESET
5.8 V
4.85 V
6.3 V
JITTER
CLOCK
DC
MAX
ADJ
THERMAL
SHUTDOWN
OSCILLATOR
P Package (DIP-8B)
G Package (SMD-8B)
S
1
S
2
BP
3
FB
4
Figure 3. Pin Confi guration.
protection, frequency jittering, current limit circuit, and leading
edge blanking.
Oscillator
The typical oscillator frequency is internally set to an average
of 66/83/100 kHz for the LNK562, 563 & 564 respectively.
Two signals are generated from the oscillator: the maximum
duty cycle signal (DC
the beginning of each switching cycle.
DRAIN
REGULATOR
5.8 V
BYPASS PIN
UNDER-VOLTAGE
+
-
CURRENT LIMIT
COMPARATOR
+
V I
-
LIMIT
S
Q
R
Q
LEADING
EDGE
BLANKING
PI-3958-092905
SOURCE
D Package (SO-8C)
BP
8
S
1
FB
7
S
2
D
5
4
D
) and the clock signal that indicates
MAX
(D)
(S)
8
S
7
S
6
S
5
S
PI-4547-011107