IC SW PWM DC-DC 48VDC 12W 8SMD

TOP414GN

Manufacturer Part NumberTOP414GN
DescriptionIC SW PWM DC-DC 48VDC 12W 8SMD
ManufacturerPower Integrations
SeriesTOPSwitch®
TypeStep-Down (Buck), Step-Up (Boost), Flyback, Forward Converter
TOP414GN datasheet
 

Specifications of TOP414GN

Internal Switch(s)YesSynchronous RectifierNo
Number Of Outputs1Frequency - Switching120kHz
Operating Temperature-40°C ~ 125°CMounting TypeSurface Mount
Package / Case8-SMD Gull WingOutput Voltage5.8 V
Input / Supply Voltage (max)265 VACInput / Supply Voltage (min)85 VAC
Duty Cycle (max)70 %Switching Frequency120 KHz
Supply Current1.4 mAOperating Temperature Range- 40 C to + 150 C
Mounting StyleSMD/SMTLead Free Status / RoHS StatusLead free / RoHS Compliant
Current - Output-Voltage - Output-
Voltage - Input-Power - Output-
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
Page 4/16

Download datasheet (118Kb)Embed
PrevNext
TOP412/414
TOPSwitch Family Functional Description (cont.)
The first time V
reaches the upper threshold, the high-voltage
C
current source is turned off and the PWM modulator and output
transistor are activated, as shown in Figure 5(a). During normal
operation (when the output voltage is regulated) feedback
control current supplies the V
supply current. The shunt
C
regulator keeps V
at typically 5.7 V by shunting CONTROL
C
pin feedback current exceeding the required DC supply current
through the PWM error signal sense resistor R
dynamic impedance of this pin (Z
) sets the gain of the error
C
amplifier when used in a primary feedback configuration. The
dynamic impedance of the CONTROL pin together with the
external resistance and capacitance determines the control loop
compensation of the power system.
If the CONTROL pins total external capacitance (C
discharge to the lower threshold, the output MOSFET is turned
off and the control circuit is placed in a low-current standby
mode. The high-voltage current source is turned on and charges
the external capacitance again. Charging current is shown with
a negative polarity and discharging current is shown with a
positive polarity in Figure 6. The hysteretic auto-restart
comparator keeps V
within a window of typically 4.7 to 5.7 V
C
by turning the high-voltage current source on and off as shown
in Figure 5(b). The auto-restart circuit has a divide-by-8
counter which prevents the output MOSFET from turning on
again until eight discharge-charge cycles have elapsed. The
counter effectively limits TOPSwitch power dissipation by
reducing the auto-restart duty cycle to typically 5%. Auto-
restart continues to cycle until output voltage regulation is again
achieved.
Bandgap Reference
All critical TOPSwitch internal voltages are derived from a
temperature-compensated bandgap reference. This reference
is also used to generate a temperature-compensated current
source which is trimmed to accurately set the oscillator frequency
and MOSFET gate drive current.
Oscillator
The internal oscillator linearly charges and discharges the
internal capacitance between two voltage levels to create a
sawtooth waveform for the pulse width modulator. The oscillator
sets the pulse width modulator/current limit latch at the beginning
of each cycle. The nominal frequency of 120 kHz was chosen
to minimize EMI and maximize efficiency in power supply
applications. Trimming of the current reference improves the
frequency accuracy.
Pulse Width Modulator
The pulse width modulator implements a voltage-mode control
loop by driving the output MOSFET with a duty cycle inversely
proportional to the current flowing into the CONTROL pin.
The error signal across R
is filtered by an RC network with a
E
4
A
4/99
typical corner frequency of 7 kHz to reduce the effect of
switching noise. The filtered error signal is compared with the
internal oscillator sawtooth waveform to generate the duty
cycle waveform. As the control current increases, the duty
cycle decreases. A clock signal from the oscillator sets a latch
which turns on the output MOSFET. The pulse width modulator
resets the latch, turning off the output MOSFET. The maximum
. The low
duty cycle is set by the symmetry of the internal oscillator. The
E
modulator has a minimum ON-time to keep the current
consumption of the TOPSwitch independent of the error signal.
Note that a minimum current must be driven into the CONTROL
pin before the duty cycle begins to change.
Gate Driver
) should
The gate driver is designed to turn the output MOSFET on at a
T
controlled rate to minimize common-mode EMI. The gate
drive current is trimmed for improved accuracy.
Error Amplifier
The shunt regulator can also perform the function of an error
amplifier in primary feedback applications. The shunt regulator
voltage is accurately derived from the temperature compensated
bandgap reference. The gain of the error amplifier is set by the
CONTROL pin dynamic impedance. The CONTROL pin
clamps external circuit signals to the V
CONTROL pin current in excess of the supply current is
separated by the shunt regulator and flows through R
error signal.
Cycle-By-Cycle Current Limit
The cycle by cycle peak drain current limit circuit uses the
output MOSFET ON-resistance as a sense resistor. A current
limit comparator compares the output MOSFET ON-state
drain-source voltage, V
drain current causes V
turns the output MOSFET off until the start of the next clock
cycle. The current limit comparator threshold voltage is
temperature compensated to minimize variation of the effective
peak current limit due to temperature related changes in output
MOSFET R
.
DS(ON)
The leading edge blanking circuit inhibits the current limit
comparator for a short time after the output MOSFET is turned
on. The leading edge blanking time has been set so that current
spikes caused by primary-side capacitances and secondary-side
rectifier reverse recovery time will not cause premature
termination of the switching pulse.
Shutdown/Auto-restart
To minimize TOPSwitch power dissipation, the shutdown/
auto-restart circuit turns the power supply on and off at a duty
cycle of typically 5% if an out of regulation condition persists.
Loss of regulation interrupts the external current into the
voltage level. The
C
as the
E
with a threshold voltage. High
DS(ON),
to exceed the threshold voltage and
DS(ON)