IR3623MPBF International Rectifier, IR3623MPBF Datasheet
IR3623MPBF
Specifications of IR3623MPBF
Related parts for IR3623MPBF
IR3623MPBF Summary of contents
Page 1
... Fig. 1: Power Up /Down Sequencing ORDERING INFORMATION PIN PARTS PARTS COUNT PER TUBE PER REEL 32 73 ------- 32 -------- 3000 Data Sheet No.PD94717 revF IR3623MPbF high performance TM integrated power stage rails in either ratiometric Vo1 Vo1 Vo2 Vo2 ...
Page 2
... Package Information PGood1 PGood2 Track2 V OVP_Output Comp2 SS2/SD2/Mode *Exposed pad on underside is connected to a copper pad through vias for 4-layer PCB board design www.irf.com SEN2 Pad 5 Fb2 Θ C Θ C/W JC IR3623MPbF Seq 23 Sync Track1 SEN1 20 OCGnd 19 Fb1 Comp1 18 17 SS1/SD1 ...
Page 3
... Supply ramping down 4.3 Supply ramping up / down 7.6V<Vcc<14.5V 4.9 Isource=0 to 200mA 200 Rt=51K 510 See Figure 16 200 Note1 Fb=1V =300kHz, Note1 =300kHz, Fb=0. 20% above free running Freq 200 Note1 2 Note1 IR3623MPbF o C TYP MAX Units 0 +1. 8.00 8.4 V 7.4 7.9 V 600 800 mV 1 ...
Page 4
... Fb to Vref -3 Note1 0 Note1 0 Source / Sink 17 17 Note1 , Note1 I /I Hiccup OCSET 1.1Vref Output Forced to 1.125Vref 10 Note1 135 On 2.0 Off Vsen Ramping Down 0.8Vref I =2mA PGood IR3623MPbF TYP MAX Units μA -0.1 -0.5 μA 200 280 μmho 4400 + μ 0.25 V μA 22 ...
Page 5
... Non inverting input of error amplifier2 not used connect this pin to Gnd. Reference Voltage Signal Ground IC’s Ground Connecting a resistor from this pin to ground sets the Switching frequency Enable pin, recycling this pin will rest OV, SS and Prebias latch Sensing either external 5V or the Vout3 IR3623MPbF 5 ...
Page 6
... OC1,2 Fault Ctrl SS1,2 T.S Thermal Shutdown PWM1 Ramp1 Two Phase Oscillator PWM2 Error Amp2 Ramp2 OVP1 OVP2 PGood / OVP SS1 / SD Vcc Regulator IR3623MPbF SS1 3uA OCGnd 20uA OC1 SS1 Hiccup Control SS2 Mode OC2 SS2 3uA 20uA Ctrl1 Ctrl2 0.3V V ...
Page 7
... SS2 Current vs Tem perature -15.0 -16.0 -17.0 -18.0 -19.0 -20.0 -21.0 -22.0 -23.0 85 110 -40 5.18 5.17 5.16 5.15 5.14 5.13 -40 -15 85 110 IR3623MPbF VFb2 vs Tem perature - 110 Tem perature (C) - 110 Tem perature (C) VO3 vs Tem perature 110 Tem perature ( ...
Page 8
... PWM FREQ 600KHz vs Tem perature 615 610 605 600 595 590 585 580 575 570 85 110 -40 -15 Max Duty Cycle vs Temperature 58.0 57.0 56.0 55.0 54.0 -40 -15 85 110 IR3623MPbF IOCSET2 vs Tem perature - 110 Tem perature ( 110 Tem perature (C) 1.2MHz 110 Temperature ( ...
Page 9
... The Enable has precise threshold which is internally monitored by under-voltage lockout circuit. It’s threshold can be externally programmed to desired level by using two external resistors, so the converter doesn’t start up until the input voltage is sufficiently high. IR3623MPbF ramps up as soon as out3 reached the 5V out3 12V 12V 5 ...
Page 10
... The error amplifier output voltage is compared to the ramp signal thus generating fixed frequency pulses of variable duty-cycle, (PWM) which are applied to the external MOSEFT drivers. Figure 23 shows a typical application. IR3623MPbF out of phase contributes to Single Phase 2 Phase schematic for such 10 ...
Page 11
... Power On Reset (POR) signal. Soft-start function operates by sourcing an internal current to charge an external capacitor to about 3V. Initially, the soft-start function clamps the error is 1 amplifier’s output of the PWM converter. , and 1 IR3623MPbF Master Phase V in IL1 ...
Page 12
... VP2 Track Fig. 7: Soft-Start circuit for IR3623 Output of POR Soft-Start Voltage Current flowing - - - - into Fb pin Voltage at negative input of Error Amp Voltage at Fb pin Fig. 8: Theoretical operation waveforms IR3623MPbF 3V I SS1 = 28uA 64uA OCP1 I hiccup1 = 3uA POR E/ SS2 = 28uA 64uA OCP2 I hiccup2 = 3uA ...
Page 13
... Fig. 11: Simultaneously Power Up / down E/A2 The Track pin must be connected to Vout3 not used. For current share mode, high output voltage application (e.g. 5V) this pin needs to be connected to Vcc. IR3623MPbF and R set the output voltage A B and R set the output ...
Page 14
... OVP event. Ph_Enable is kept high and PWM is pulled low. OVP-Output flags high to indicate OV event –t : Manually recycled the Vcc after latched OVP. PreBias start up. The Ph_Enable goes high after first internal PWM pulse generated. The PWM output is kept in tri-state until Ph-Enable goes high. www.irf.com OCP Threshold Fig. 12: Fault Conditions IR3623MPbF Pre_Bias Voltage ...
Page 15
... The IR3623 current limit is designed primarily as disaster preventing, "no blow up" circuit, and doesn't operate as a precision current regulator. When the SS2 is floating over current on either phase would result to hiccup of output voltage. IR3623MPbF 28uA OCP 22uA 20 3uA * R ...
Page 16
... This can be easily done by using an external small signal transistor. During shutdown both MOSFET drivers will be turned off. Normal operation will resume by cycling soft start pin. www.irf.com IR3623MPbF Operating Frequency Selection The switching frequency is determined by connecting an external resistor (Rt) to ground. Figure 16 provides a graph of oscillator frequency versus Rt ...
Page 17
... Use 15x22uF, 16V ceramic capacitor from TDK (C3225X5R1C226M). For the single output application when the duty cycle is larger than 50% the following equation can be used to calculate the total RMS value ) 9 input capacitor current RMS and R see 5 6 IR3623MPbF μ ≅ start ...
Page 18
... Panasonic ECJ2FB0J226M (22uF, 6.3V, X5R 12 and EIA 0805 case size good choice. In the case of tantalum or low ESR electrolytic capacitors, the ESR dominates the output voltage ripple, equation (13) can be used to calculate the required ESR for the specific voltage ripple. =1.1K IR3623MPbF are other Δ Δ ...
Page 19
... F o Use the following equation to calculate osc 4 V Where Maximum Input Voltage Oscillator Ramp Voltage osc F = Crossover Frequency Zero Frequency of the Output Capacitor ESR F = Resonant Frequency of the Output Filter Error Amplifier Transconductance m IR3623MPbF -(15) π ∗ 2 ESR Comp E POLE R REF 4 Gain(dB) Frequency F Z ⎞ ...
Page 20
... The compensation network has three poles and two zeros and they are expressed as follows π π π -(21 π Cross over frequency is expressed as ⎤ ⎞ ⎟ ⎟ ⎥ ⎠ ⎦ 12 IR3623MPbF V OUT E/A R Comp 5 V REF Frequency ≅ π ⎛ ⎞ ⎜ ⎜ ⎟ ⎟ ⎝ ⎠ ...
Page 21
... Calculate π π π Select : Calculate π π ref * 5 − ref IR3623MPbF approximately one-sixth of the o π Θ = max 3 Θ Sin Θ Sin Θ Sin Θ Sin = 5 F and F 0 Ω Ω Select : R 10K . 7 C and 1.19nF, Select : C 1.2nF Select : ...
Page 22
... Set the zero of compensator at 10 times the ⎞ R dominant pole frequency F ⎟ ⎟ capacitor, C2 can be expressed as: ⎠ =0.47nF 2 ⎞ ⎛ ⎞ ⎟ ⎟ ⎜ ⎜ ⎟ ⎟ All design should be tested for stability to verify sL V ⎠ ⎝ * ⎠ osc the calculated values. IR3623MPbF ). o1 ≅ π osc π ...
Page 23
... These two grounds must be connected together on the PC board layout at a single point. The exposed pad of IC should be connected to analog ground. Layout guidelines for IP2005A can be found in the product data sheet. IR3623MPbF Add capacitors as 23 ...
Page 24
... Typical Application Fig. 22: Application circuit for Single Output www.irf.com IR3623MPbF 24 ...
Page 25
... Typical Application Fig. 23: Application circuit for Dual Output www.irf.com IR3623MPbF 25 25 ...
Page 26
... This product has been designed and qualified for the Industrial market. www.irf.com 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 Visit us at www.irf.com for sales contact information Data and specifications subject to change without notice. 9/29/2008 IR3623MPbF Feed Direction Figure A TAC Fax: (310) 252-7903 26 ...