M0220SD-202SDAR1 Newhaven Display, M0220SD-202SDAR1 Datasheet
M0220SD-202SDAR1
Specifications of M0220SD-202SDAR1
Related parts for M0220SD-202SDAR1
M0220SD-202SDAR1 Summary of contents
Page 1
... M0220SD‐202SDAR1 Vacuum Fluorescent Display Module RoHS Compliant ...
Page 2
... When handling the VFD recommended that cotton gloves be used. • The module is equipped with a circuit protection fuse. • Under no circumstances should the module be modified or repaired. Any unauthorized modifications or repairs will invalidate the product warranty. • The module should be abolished as the factory waste. M0220SD-202SDAR1 ...
Page 3
... WARRANTY −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−− 9. OPERATING RECOMMENDATION −−−−−−−−−−−−−−−−−−−−−−−−−− PAGE M0220SD-202SDAR1 ...
Page 4
... Without condensation 20 90 %RH Without condensation Total amplitude: 1.5mm Freq: 10-55 Hz sine wave − Sweep time: 1 min./cycle Duration: 2hrs./axis (X,Y,Z) Duration: 11ms − Wave form: half sine wave 3 times/axis (X,Y,Z,-X,-Y,-Z) PAGE:1/19 Table-1 Typical 2 , 146 fL Table-2 Comment M0220SD-202SDAR1 ...
Page 5
... OL I − -500 I Symbol Min. Max. − − − − − PW 230 EH − PW 230 EL − − − t 500 CYCLE − t 160 DD − DHR PAGE: 2/ Table-4 Max. Unit 5.5 V 190* mA 1.045 W Vcc V 0.2* Vcc V − V 0.5 V μA 1.0 Table-5 Unit M0220SD-202SDAR1 ...
Page 6
... R DB0-DB7 Fig. 1. Motorola M68-Type Parallel Interface Write Cycle Timing R DB0-DB7 Fig. 2. Motorola M68-Type Parallel Interface Read Cycle Timing CYCLE DHR t CYCLE PAGE: 3/19 M0220SD-202SDAR1 ...
Page 7
... Min. Max. − RSS − RSH − − − WRL − t 100 WRH − DSi − DHi − t 166 CYCWR − t 166 CYCRD − RDL − RDH − DDi DHRi t RSH WRH t WRL t OHi t DSi t CYCWR PAGE: 4/19 Table-6 Unit M0220SD-202SDAR1 ...
Page 8
... Symbol Min. Max. − t 100 STBS − t 500 STBH − − − t 500 WSTB − t 200 SCKH − t 200 SCKL − t 100 DSs − t 100 DHs − t 500 CYCSCK − WAIT − t 150 DDs − DHRs PAGE: 5/19 Table-7 Unit M0220SD-202SDAR1 ...
Page 9
... STB t CYCSCK t STBS SCK t SCKL DSs SI Fig. 5. Synchronous Serial Interface Write Cycle Timing STB t CYCSCK t STBS SCK t SCKL DDs SI/SO Fig. 6. Synchronous Serial Interface Read Cycle Timing t STBH t SCKH DHs t STBH t SCKH DHs PAGE: 6/19 t WSTB t WSTB M0220SD-202SDAR1 ...
Page 10
... RSTL 4. OFF RSTD IB7 IB3 BF= “0” IB3 IB6 IB2 IB6 IB2 IB5 IB1 IB5 IB1 IB4 IB0 IB4 IB0 Read Instruction PAGE:7/19 Table-8 Max. Unit − us − ms − ns IB7 IB3 IB6 IB2 IB5 IB1 IB4 IB0 Write Data M0220SD-202SDAR1 ...
Page 11
... SCK. Each read/write cycle begins on the falling edge of STB and ends on the rising edge valid read/write cycle, the STB must go high at the end of the cycle. IB7 BF=“0” IB6 IB6 IB0 IB0 Write Instruction Read Instruction PAGE: 8/19 DB7 DB6 DB0 Write Data M0220SD-202SDAR1 ...
Page 12
... Reset (RST/) input low “0” R/W RS Instruction / Data “0” R/W RS Instruction / Data PAGE: 9/ M0220SD-202SDAR1 ...
Page 13
... DDRAM address and the character position on the VFD before and after a display shift (with the number of display lines set to 2). Relationship before a display shift (non-shifted Relationship after a display shift to the left Relationship after a display shift to the right PAGE: 10/19 M0220SD-202SDAR1 ...
Page 14
... Address counter read DDRAM or CGRAM write DDRAM or CGRAM read x = don’t care CGRAM address CGRAM data R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 BF PAGE: 11/ CGRAM ( CGRAM ( CGRAM ( I S/C R BR1 BR0 CGRAM address DDRAM address AC contents Write data Read data M0220SD-202SDAR1 ...
Page 15
... DDRAM write. I The AC increments after each DDRAM or CGRAM access. If S=1, the information on the display shifts to the left by one character position after each DDRAM write The display shift function is disabled The display shift function is enabled × I/D S PAGE: 12/19 1 M0220SD-202SDAR1 ...
Page 16
... S/C R/L AC Contents (cursor position Decrements by one 0 1 Increments by one 1 0 Decrements by one 1 1 Increments by one row of pixels). × × S/C R/L Information on the display No change No change Shifts on character position to the left Shifts on character position to the right PAGE: 13/19 Table-10 M0220SD-202SDAR1 ...
Page 17
... E, WR/, and SCK cycle times specified in section 2.5 AC Timing Specifications. Due to this feature, the execution times for each instruction are not specified. × BR1 BR0 CG RAM Address DD RAM Address AC Contents PAGE: 14/19 M0220SD-202SDAR1 ...
Page 18
... The cursor is off The blinking character function is disabled. 6) Function Set instruction bits Sets the data bus width for the parallel interface modes to 8-bit (DB7-DB0 Number of display lines set to 2. BR1,BR0=0,0: Sets the luminance level to 100%. Write data Read data PAGE: 15/19 M0220SD-202SDAR1 ...
Page 19
... JP2 must be shorted to allow external reset DOT MATRIX VFD CONTROLLER AND DRIVER 20 90 %RH Without condensation DC-DC/AC CONVERTER PAGE: 16/19 Table-11 Parallel Parallel (Intel) (Motorola) Vcc Vcc RS RS RD/ E DB1 DB1 DB3 DB3 DB5 DB5 DB7 DB7 Table-12 J7 open shorted open VACUUM FLUORESCENT DISPLAY 25-2001FN M0220SD-202SDAR1 ...
Page 20
... MECHANICAL DRAWING PAGE: 17/19 FIGURE-1 M0220SD-202SDAR1 ...
Page 21
... CHARACTER FONT TABLES RAM (1) CG RAM ( RAM (3) CG RAM ( RAM ( RAM (6) CG RAM ( RAM (8) CG RAM (1) CG RAM ( RAM (3) CG RAM ( RAM ( RAM (6) CG RAM ( RAM ( PAGE:18/19 FIGUER M0220SD-202SDAR1 ...
Page 22
... It is recommended to change the display patterns sometimes in order to keep best display quality. REMARKS This specification is subject to change without prior notice in order to improve the design and quality. Your consultation with Newhaven Display sales office is recommended for the use of this module. PAGE: 19/19 M0220SD-202SDAR1 ...