C8051T610DB32 Silicon Laboratories Inc, C8051T610DB32 Datasheet - Page 145

DAUGHT BOARD T610 32TQFP SOCKET

C8051T610DB32

Manufacturer Part Number
C8051T610DB32
Description
DAUGHT BOARD T610 32TQFP SOCKET
Manufacturer
Silicon Laboratories Inc
Datasheet

Specifications of C8051T610DB32

Module/board Type
Socket Module - TQFP
Processor To Be Evaluated
C8051T61x
Interface Type
USB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
C8051T610DK
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
336-1505
22.5.3. Write Sequence (Slave)
During a write sequence, an SMBus master writes data to a slave device. The slave in this transfer will be
a receiver during the address byte, and a receiver during all data bytes. When slave events are enabled
(INH = 0), the interface enters Slave Receiver Mode when a START followed by a slave address and direc-
tion bit (WRITE in this case) is received. Upon entering Slave Receiver Mode, an interrupt is generated
and the ACKRQ bit is set. The software must respond to the received slave address with an ACK, or ignore
the received slave address with a NACK.
If the received slave address is ignored by software (by NACKing the address), slave interrupts will be
inhibited until the next START is detected. If the received slave address is acknowledged, zero or more
data bytes are received.
The ACKRQ bit is set to 1 and an interrupt is generated after each received byte. Software must write the
ACK bit at that time to ACK or NACK the received byte.
The interface exits Slave Receiver Mode after receiving a STOP. Note that the interface will switch to Slave
Transmitter Mode if SMB0DAT is written while an active Slave Receiver. Figure 22.7 shows a typical slave
write sequence. Two received data bytes are shown, though any number of bytes may be received. Notice
that the ‘data byte transferred’ interrupts occur before the ACK.
S
Received by SMBus
Interface
Transmitted by
SMBus Interface
SLA
Figure 22.7. Typical Slave Write Sequence
W
A
Data Byte
Rev 1.0
Interrupt Locations
C8051T610/1/2/3/4/5/6/7
A
S = START
P = STOP
A = ACK
W = WRITE
SLA = Slave Address
Data Byte
A
P
145

Related parts for C8051T610DB32