CRD8900A-1 Cirrus Logic Inc, CRD8900A-1 Datasheet - Page 136
CRD8900A-1
Manufacturer Part Number
CRD8900A-1
Description
KIT EVAL FOR CS8900A
Manufacturer
Cirrus Logic Inc
Series
CrystalLAN™r
Datasheet
1.CS8900A-CQZ.pdf
(138 pages)
Specifications of CRD8900A-1
Main Purpose
Interface, Ethernet
Utilized Ic / Part
CS8900A
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
Other names
598-1163
- Current page: 136 of 138
- Download datasheet (2Mb)
10.2 Definitions
Cyclic Redundancy Check
Frame Check Sequence
Frame
Individual Address
Inter-Packet Gap
Jabber
Packet
Receive Collision
Signal Quality Error
Slot Time
Transmit Collision
136
The method used to compute the 32-bit frame check sequence (FCS).
The 32-bit field at the end of a frame that contains the result of the cyclic redundancy
check (CRC).
An Ethernet string of data bits that includes the Destination Address (DA), Source
Address (SA), optional length field, Logical Link Control data (LLC data), pad bits (if
needed) and Frame Check Sequence (FCS).
The specific Ethernet address assigned to a device attached to the Ethernet media.
Time interval between packets on the Ethernet. Minimum interval is 9.6 µs.
A condition that results when a Ethernet node transmits longer than between 20 ms
and 150 ms.
An Ethernet string of data bits that includes the Preamble, Start-of-Frame Delimiter
(SFD), Destination Address (DA), Source Address (SA), optional length field, Logical
Link Control data (LLC data), pad bits (if needed) and Frame Check Sequence (FCS).
A packet is a frame plus the Preamble and SFD.
A receive collision occurs when the CI+/CI- inputs are active while a packet is being
received. Applies only to the AUI.
When transmitting on the AUI, the MAC expects to see a collision signal on the
CI+/CI- pair within 64 bit times after the end of a transmission. If no collision occurs,
there is said to be an "SQE error". Applies only to the AUI.
Time required for an Ethernet Frame to cross a maximum length Ethernet network.
One Slot Time equals 512 bit times.
A transmit collision occurs when the receive inputs, RXD+/RXD- (10BASE-T) or
CI+/CI- (AUI) are active while a packet is being transmitted.
CIRRUS LOGIC PRODUCT DATASHEET
Crystal LAN™ Ethernet Controller
CS8900A
DS271F5
Related parts for CRD8900A-1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
High-efficiency PFC + Fluorescent Lamp Driver Reference Design
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Audio Modules & Development Tools EvalBd 30W Qd Hlf- Brdg Dig Amp Pwr Stg
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
EVALUATION BOARD FOR CS8427
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
BOARD EVAL FOR CS8416 RCVR
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
EVALUATION BOARD FOR CS8420
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT EP9315 ARM9
Manufacturer:
Cirrus Logic Inc
Datasheet: