COP8-REF-FL1 National Semiconductor, COP8-REF-FL1 Datasheet - Page 11

no-image

COP8-REF-FL1

Manufacturer Part Number
COP8-REF-FL1
Description
KIT REF DESIGN FOR COP8SDR9
Manufacturer
National Semiconductor
Series
COP8™r
Type
MCUr
Datasheet

Specifications of COP8-REF-FL1

Design Resources
COP8 Flash Ref Design Flyer
Contents
PCB, Control Interface, Documentation and 9V Battery
For Use With/related Products
COP8SDR9
Lead Free Status / RoHS Status
Not applicable / Not applicable
MICROWIRE/PLUS Output Propagation Delay
(t
Input Pulse Width
Output Pulse Width
Reset Pulse Width
t
Note 10: Maximum rate of voltage change must be
Note 11: Supply and IDLE currents are measured with CKI driven with a square wave Oscillator, CKO driven 180˚ out of phase with CKI, inputs connected to V
and outputs driven low but not connected to a load.
Note 12: The HALT mode will stop CKI from oscillating. Measurement of I
G0, and G2–G5 programmed as low outputs and not driving a load; all D outputs programmed low and not driving a load; all inputs tied to V
clock monitor and BOR disabled. Parameter refers to HALT mode entered via setting bit 7 of the G Port data register.
Note 13: Pins G6 and RESET are designed with a high voltage input network. These pins allow input voltages
when biased at voltages
must be limited to
Note 14: If timer is in high speed mode, the minimum time is 1 MCLK. If timer is not in high speed mode, the minimum time is 1 t
Note 15: Absolute Maximum Ratings should not be exceeded.
Note 16: V
UPD
Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.
C
Interrupt Input High Time
Interrupt Input Low Time
Timer 1 Input High Time
Timer 1 Input Low Time
Timer 2, 3 Input High Time (Note 6)
Timer 2, 3 Input Low Time (Note 6)
Timer 2, 3 Output High Time
Timer 2, 3 Output Low Time
= instruction cycle time.
)
cc
must be valid and stable before G6 is raised to a high voltage.
<
(V
Parameter
CC
>
+ 7V. WARNING: Voltages in excess of 14V will cause damage to the pins. This warning excludes ESD transients.
V
CC
(the pins do not have source current when biased at a voltage below V
AC Electrical Characteristics (−40˚C
<
0.5 V/ms.
Conditions
DD
HALT is done with device neither sourcing nor sinking current; with L. A. B, C, E, F,
11
T
A
+125˚C) (Continued)
CC
). These two pins will not latch up. The voltage at the pins
Min
150
150
0.5
1
1
1
1
1
1
>
V
CC
Typ
and the pins will have sink current to V
C
Max
150
.
CC
; A/D converter and
MCLK or t
MCLK or t
www.national.com
Units
ns
ns
ns
t
t
t
t
t
C
C
C
C
C
C
C
CC
CC

Related parts for COP8-REF-FL1