74lvth16835 Fairchild Semiconductor, 74lvth16835 Datasheet
74lvth16835
Related parts for 74lvth16835
74lvth16835 Summary of contents
Page 1
... MS56A 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide 74LVTH16835MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. ...
Page 2
Connection Diagram www.fairchildsemi.com Pin Descriptions Pin Names Description A –A Data Register Inputs –Y 3-STATE Outputs 1 18 CLK Clock Pulse Input OE Output Enable Input LE Latch Enable Input Truth Table Inputs OE LE CLK A ...
Page 3
Absolute Maximum Ratings Symbol Parameter V Supply Voltage Input Voltage Output Voltage Input Diode Current Output Diode Current Output Current Supply Current ...
Page 4
DC Electrical Characteristics Symbol Parameter V Input Clamp Diode Voltage IK V Input HIGH Voltage IH V Input LOW Voltage IL V Output HIGH Voltage OH V Output LOW Voltage OL I Bushold Input Minimum Drive I(HOLD) I Bushold Input ...
Page 5
AC Electrical Characteristics Symbol Parameter f MAX t Propagation Delay PLH PHL t Propagation Delay PLH PHL t Propagation Delay PLH t CLK to Y PHL t Output Enable Time PZH t ...
Page 6
Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide www.fairchildsemi.com Package Number MS56A 6 Preliminary ...
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves ...