74VHC74M Fairchild Semiconductor, 74VHC74M Datasheet

IC FLIP FLOP DUAL D-TYPE 14-SOIC

74VHC74M

Manufacturer Part Number
74VHC74M
Description
IC FLIP FLOP DUAL D-TYPE 14-SOIC
Manufacturer
Fairchild Semiconductor
Series
74VHCr
Type
D-Typer
Datasheet

Specifications of 74VHC74M

Function
Set(Preset) and Reset
Output Type
Differential
Number Of Elements
2
Number Of Bits Per Element
1
Frequency - Clock
170MHz
Delay Time - Propagation
4.6ns
Trigger Type
Positive Edge
Current - Output High, Low
8mA, 8mA
Voltage - Supply
2 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
14-SOIC (3.9mm Width), 14-SOL
Number Of Circuits
2
Logic Family
74VHC
Logic Type
D-Type Flip-Flop
Polarity
Inverting/Non-Inverting
Input Type
Single-Ended
Propagation Delay Time
15.4 ns
High Level Output Current
- 8 mA
Low Level Output Current
8 mA
Supply Voltage (max)
5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Supply Voltage (min)
2 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74VHC74M
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
74VHC74MSCX
Manufacturer:
JRC
Quantity:
830
Part Number:
74VHC74MSCX
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
74VHC74MTC
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
74VHC74MTCX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
74VHC74MX
Manufacturer:
ALI
Quantity:
8
Part Number:
74VHC74MX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Company:
Part Number:
74VHC74MX
Quantity:
5 000
©1992 Fairchild Semiconductor Corporation
74VHC74 Rev. 1.3.0
74VHC74
Dual D-Type Flip-Flop with Preset and Clear
Features
Ordering Information
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
74VHC74M
74VHC74SJ
74VHC74MTC
74VHC74N
Order Number
High Speed: f
High noise immunity: V
Power down protection is provided on all inputs
Low power dissipation: I
Pin and function compatible with 74HC74
All packages are lead free per JEDEC: J-STD-020B standard.
MAX
170MHz (typ.) at T
Package
Number
NIH
MTC14
CC
M14A
M14D
N14A
V
2µA (max.) at T
NIL
28% V
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150"
Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
A
CC
25°C
A
(min.)
25°C
General Description
The VHC74 is an advanced high speed CMOS Dual
D-Type Flip-Flop fabricated with silicon gate CMOS
technology. It achieves the high speed operation similar
to equivalent Bipolar Schottky TTL while maintaining the
CMOS low power dissipation. The signal level applied to
the D input is transferred to the Q output during the posi-
tive going transition of the CK pulse. CLR and PR are
independent of the CK and are accomplished by setting
the appropriate input LOW.
An input protection circuit ensures that 0V to 7V can be
applied to the input pins without regard to the supply
voltage. This device can be used to interface 5V to 3V
systems and two supply systems such as battery
backup. This circuit prevents device destruction due to
mismatched supply and input voltages.
Package Description
February 2008
www.fairchildsemi.com

Related parts for 74VHC74M

74VHC74M Summary of contents

Page 1

... Package Order Number Number 74VHC74M M14A 74VHC74SJ M14D 74VHC74MTC MTC14 74VHC74N N14A Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number. All packages are lead free per JEDEC: J-STD-020B standard. ©1992 Fairchild Semiconductor Corporation 74VHC74 Rev. 1.3.0 General Description 25° ...

Page 2

... Connection Diagram Pin Description Pin Names Description Data Inputs Clock Pulse Inputs 1 2 CLR , CLR Direct Clear Inputs Direct Preset Inputs Output ©1992 Fairchild Semiconductor Corporation 74VHC74 Rev. 1.3.0 Logic Symbol IEEE/IEC Truth Table Inputs Outputs CLR ( Note: 1. This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (HIGH) state ...

Page 3

... OPR Input Rise and Fall Time 3.3V ± 0. 5.0V ± 0.5V CC Note: 2. Unused inputs must be held HIGH or LOW. They may not float. ©1992 Fairchild Semiconductor Corporation 74VHC74 Rev. 1.3.0 Parameter (2) Parameter 3 Rating –0.5V to +7.0V –0.5V to +7.0V –0. 0.5V CC –20mA ±20mA ±25mA ± ...

Page 4

... OH Output Voltage 3.0 4.5 3.0 4.5 V LOW Level 2.0 OL Output Voltage 3.0 4.5 3.0 4.5 I Input Leakage 0–5.5 IN Current I Quiescent 5.5 CC Supply Current ©1992 Fairchild Semiconductor Corporation 74VHC74 Rev. 1.3.0 (V) Conditions Min. 1.50 0 –50µA 1 2.9 4.4 I –4mA 2. –8mA 3.94 ...

Page 5

... Minimum Pulse Width (CLR, PR Minimum Setup Time S t Minimum Hold Time H t Minimum Recovery Time (CLR, PR) REC Note 3.3 ± 0.3V or 5.0 ± 0.5V CC ©1992 Fairchild Semiconductor Corporation 74VHC74 Rev. 1.3.0 V (V) Conditions CC 3.3 ± 0.3 C 15pF L C 50pF L 5.0 ± 0.5 C ...

Page 6

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 7

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 8

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 9

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 10

... TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended exhaustive list of all such trademarks. ® ACEx Build it Now™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ ...

Related keywords