ADF4208 AD [Analog Devices], ADF4208 Datasheet
ADF4208
Available stocks
Related parts for ADF4208
ADF4208 Summary of contents
Page 1
... RF2 R-COUNTER SDOUT 14-BIT RF1 R-COUNTER 11-BIT RF1 B-COUNTER RF1 PRESCALER 6-BIT RF1 A-COUNTER DGND AGND DGND RF1 RF2 RF1 ADF4206/ADF4207/ADF4208 PHASE COMPARATOR CHARGE CP PUMP RF2 RF2 LOCK DETECT OUTPUT MUXOUT MUX RF1 LOCK DETECT CHARGE CP RF1 PUMP PHASE ...
Page 2
... LOGIC OUTPUTS V , Output High Voltage Output Low Voltage OL POWER SUPPLIES ADF4206 ADF4207 ADF4208 ADF4206 ADF4207 ADF4208 ADF4206 ADF4207 ADF4208 Low-Power Sleep Mode = AGND = DGND = ...
Page 3
... MHz Output, 200 kHz at PFD @ 900 MHz Output, 200 kHz at PFD @ 1750 MHz Output, 200 kHz at PFD @ 900 MHz Output, 200 kHz at PFD @ 200 kHz/400 kHz and 200 kHz PFD @10 kHz/20 kHz and 10 kHz PFD 1/RF2 2 for ADF4208 = 900 MHz MHz @ 0 dBm). REFOUT ...
Page 4
... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADF4206/ADF4207/ADF4208 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality ...
Page 5
... Input to the RF1 Prescaler. This low-level input signal is normally taken from the RF1 VCO OSC RF B Complementary Input to the RF1 Prescaler of the ADF4208. This point should be decoupled the ground plane with a small bypass capacitor. 7 OSC AGND Ground Pin for the RF1 Analog Circuitry. ...
Page 6
... ADF4206/ADF4207/ADF4208 –Typical Performance Characteristics FREQ-UNIT PARAM-TYPE DATA-FORMAT KEYWORD GHz FREQ MAGS11 ANGS11 FREQ MAGS11 0.0 0.957111193 –3.130429321 1.35 0.816886959 0.15 0.963546793 –6.686426265 1.45 0.825983016 0.25 0.953621785 –11.19913586 1.55 0.791737125 0.35 0.953757706 –15.35637483 1.65 0.770543186 0.45 0.929831379 –20.3793432 1.75 0.793897072 0.55 0.908459709 –22.69144845 1.85 0.745765233 0.65 0.897303634 –27.07001443 1 ...
Page 7
... CP PFD FREQUENCY = 30kHz LOOP BANDWIDTH = 3kHz RES. BANDWIDTH = 3Hz VIDEO BANDWIDTH = 3Hz SWEEP = 255 SECONDS POSITIVE PEAK DETECT MODE –79.6dBc –200k 1750M 40k 80k FREQUENCY – Hz ADF4206 ADF4207 ADF4208 100 1000 10000 100 TEMPERATURE – C ...
Page 8
... PHASE DETECTOR FREQUENCY – kHz 3 2 2.0 1.5 1.0 0 100 ADF4207 5 4 ADF4206 ADF4207 ADF4208 1000 10000 = 100 150 PRESCALER OUTPUT FREQUENCY – MHz ADF4208 32/33 64/65 PRESCALER VALUE 200 ...
Page 9
... PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP The PFD takes inputs from the R counter and N counter ( and produces an output proportional to the phase and frequency difference between them. Figure simplified schematic. ADF4206/ADF4207/ADF4208 = [(P × × VCO REFIN ...
Page 10
... ADF4206/ADF4207/ADF4208 DIVIDER CLR1 DELAY U3 ELEMENT CLR2 DOWN DIVIDER R DIVIDER N DIVIDER CP OUTPUT The PFD includes a delay element which sets the width of the antibacklash phase. The typical value for this is in the ADF4206 family is 3 ns. The pulse ensures that there is no deadzone in the PFD transfer function and minimizes phase noise and refer- ence spurs ...
Page 11
... P11 P10 P13 P9 11-BIT B COUNTER DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 P16 P14 B11 B10 ADF4206/ADF4207/ADF4208 RF2 REFERENCE COUNTER LATCH 14-BIT REFERENCE COUNTER, R DB13 DB12 DB11 DB10 DB9 DB8 DB7 R12 R11 R10 RF2 AB COUNTER LATCH ...
Page 12
... ADF4206/ADF4207/ADF4208 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 R14 P1 PD POLARITY 0 NEGATIVE 1 POSITIVE 1. 4.375 mA P2 CHARGE PUMP OUTPUT 0 NORMAL 1 THREE-STATE P12 P11 FROM RF1 R LATCH ...
Page 13
... P6 RF2 PRESCALER 0 64/65 1 32/33 P7 RF2 SECTION 0 NORMAL OPERATION 1 POWER-DOWN ADF4206/ADF4207/ADF4208 Table IV. RF2 AB Counter Latch Map RF2 AB COUNTER LATCH DB13 DB12 DB11 DB10 DB9 DB8 DB7 ...
Page 14
... ADF4206/ADF4207/ADF4208 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 P12 P9 R14 P11 P10 P13 P9 PD POLARITY 0 NEGATIVE 1 POSITIVE P13 1. 4.375 mA P10 CHARGE PUMP OUTPUT 0 NORMAL 1 THREE-STATE P4 P3 P12 P11 FROM RF2 R LATCH ...
Page 15
... P14 RF1 PRESCALER 0 64/65 1 32/33 P16 RF1 SECTION 0 NORMAL OPERATION 1 POWER-DOWN ADF4206/ADF4207/ADF4208 RF1 AB COUNTER LATCH DB12 DB11 DB10 DB9 DB8 DB7 ...
Page 16
... ADF4206/ADF4207/ADF4208 PROGRAM MODES Table III and Table V show how to set up the Program Modes in the ADF420x family. The following should be noted: 1. RF2 and RF1 Analog Lock Detect indicate when the PLL is in lock. When the loop is locked and either RF2 or RF1 Analog Lock Detect is selected, the MUXOUT pin will show a logic high with narrow low-going pulses ...
Page 17
... THE ADF4207, AND THE VCOs HAVE BEEN CC OMITTED FROM THE DIAGRAM TO AID CLARITY. ADF4206/ADF4207/ADF4208 Programmable RF1 AB Counter If control bits (C2, C1) are (1, 1), then the data in the input register is used to program the RF1 AB counter. The AB counter consists of a 6-bit swallow counter (A counter) and 11-bit programmable counter (B counter) ...
Page 18
... Loop filter component values are chosen accordingly. Local Oscillator for WCDMA Receiver Figure 8 shows the ADF4208 being used to generate the local oscillator frequencies for a Wideband CDMA (WCDMA) system. The RF output range needed is 1720 MHz to 1780 MHz. The VCO190– ...
Page 19
... INTERFACING The ADF4206/ADF4207/ADF4208 family has a simple SPI- compatible serial interface for writing to the device. SCLK, SDATA, and LE (Latch Enable) control the data transfer. When LE goes high, the 22 bits that have been clocked into the input register on each rising edge of SCLK will be transferred to the appropriate latch ...
Page 20
... ADF4206/ADF4207/ADF4208 Thin Shrink Small Outline Package (TSSOP) (RU-16) 0.201 (5.10) 0.193 (4.90 0.177 (4.50) 0.169 (4.30) 0.256 (6.50) 0.246 (6.25 PIN 1 0.006 (0.15) 0.0433 (1.10) MAX 0.002 (0.05) 0.0256 (0.65) 0.0118 (0.30) SEATING 0.0079 (0.20) BSC 0.0075 (0.19) PLANE 0.0035 (0.090) OUTLINE DIMENSIONS Dimensions shown in inches and (mm). Thin Shrink Small Outline Package (TSSOP) ...