CAT24C44 Catalyst Semiconductor, CAT24C44 Datasheet

no-image

CAT24C44

Manufacturer Part Number
CAT24C44
Description
256-Bit Serial Nonvolatile CMOS Static RAM
Manufacturer
Catalyst Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CAT24C44
Manufacturer:
CSI
Quantity:
6 596
Part Number:
CAT24C44
Manufacturer:
CSI
Quantity:
5 510
Part Number:
CAT24C44
Manufacturer:
FUJ
Quantity:
5 510
Company:
Part Number:
CAT24C44JI
Quantity:
2 489
Part Number:
CAT24C44LI
Manufacturer:
CATALYST
Quantity:
20 000
Part Number:
CAT24C44LI-G
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
CAT24C44P
Manufacturer:
SYSTEMB
Quantity:
101
Part Number:
CAT24C44P
Manufacturer:
CSI
Quantity:
6 100
© 1998 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
DESCRIPTION
The CAT24C44 Serial NVRAM is a 256-bit nonvolatile
memory organized as 16 words x 16 bits. The high
speed Static RAM array is bit for bit backed up by a
nonvolatile E
fer of data from RAM array to E
from E
are completed in 10ms max. and RECALL operations
typically within 1.5 s. The CAT24C44 features unlimited
RAM write operations either through external RAM
writes or internal recalls from E
PIN CONFIGURATION
FEATURES
CAT24C44
256-Bit Serial Nonvolatile CMOS Static RAM
DO
CE
SK
DI
Single 5V Supply
Infinite E
CMOS and TTL Compatible I/O
Low CMOS Power Consumption:
–Active: 3 mA Max.
–Standby: 30 A Max.
Power Up/Down Protection
10 Year Data Retention
DIP Package (P)
2
1
2
3
4
PROM to RAM (RECALL). STORE operations
2
2
PROM to RAM Recall
PROM array which allows for easy trans-
8
7
6
5
V CC
STORE
RECALL
V SS
DO
CE
SK
DI
SOIC Package (S)
2
2
PROM (STORE) and
PROM. Internal false
1
2
3
4
8
7
6
5
5157 FHD F01
V CC
RECALL
V SS
STORE
1
store protection circuitry prohibits STORE operations
when V
data integrity.
The CAT24C44 is manufactured using Catalyst’s ad-
vanced CMOS floating gate technology. It is designed to
endure 100,000 program/erase cycles (E
has a data retention of 10 years. The device is available
in JEDEC approved 8-pin plastic DIP and SOIC pack-
ages.
PIN FUNCTIONS
JEDEC Standard Pinouts:
–8-pin DIP
–8-pin SOIC
100,000 Program/Erase Cycles (E
Auto Recall on Power-up
Commercial, Industrial and Automotive
Temperature Ranges
Pin Name
SK
DI
DO
CE
RECALL
STORE
V
V
CC
CC
SS
is less than 3.5V (typical) ensuring E
Serial Clock
Serial Input
Serial Data Output
Chip Enable
Recall
Store
+5V
Ground
Function
Doc. No. 25019-0A 2/98 N-1
2
PROM)
2
PROM) and
2
PROM

Related parts for CAT24C44

CAT24C44 Summary of contents

Page 1

... RAM array to E PROM (STORE) and 2 from E PROM to RAM (RECALL). STORE operations are completed in 10ms max. and RECALL operations typically within 1.5 s. The CAT24C44 features unlimited RAM write operations either through external RAM 2 writes or internal recalls from E PROM. Internal false PIN CONFIGURATION ...

Page 2

BLOCK DIAGRAM ROW DECODE CE INSTRUCTION DI REGISTER SK INSTRUCTION DECODE (1)(2) MODE SELECTION STORE STORE STORE STORE STORE Mode (3) Hardware Recall 1 Software Recall 1 (3) Hardware Store 0 Software Store Don’t Care POWER-UP TIMING ...

Page 3

ABSOLUTE MAXIMUM RATINGS* Temperature Under Bias ................. – +125 C Storage Temperature ....................... – +150 C Voltage on Any Pin with (2) Respect to Ground ............. –2.0 to +VCC +2.0V V with Respect to Ground ............... ...

Page 4

A.C. CHARACTERISTICS 10%, unless otherwise specified. CC Symbol Parameter F SK Frequency Positive Pulse Width SKH t SK Negative Pulse Width SKL t Data Setup Time DS t Data Hold Time ...

Page 5

... The CE (Chip Enable) pin must remain high during the entire data transfer. The format for all instructions sent to the CAT24C44 is a logical ‘1’ start bit, 4 address bits (data read or write operations “Don’t Care” bits (device mode opera- tions), and a 3-bit op code (see Instruction Set) ...

Page 6

... WREN/WRDS The CAT24C44 powers up in the program disable state (the “write enable latch” is reset). Any programming after power-up or after a WRDS (RAM write/E store disable) instruction must first be preceded by the 2 WREN (RAM write/E PROM store enable) instruction. Once writing/storing is enabled, it will remain enabled ...

Page 7

... The “write enable” latch must be set (WREN instruction issued). • STO instruction issued or STORE input low. During the store operation, all other CAT24C44 func- tions are inhibited. Upon completion of the store opera- tion, the “write enable” latch is reset. The device also ...

Page 8

Figure 7. Non-Data Operations ORDERING INFORMATION Prefix Device # CAT 24C44 Optional Product Company ID Number * -40˚ to +125˚C is available upon request Notes: (1) The device used in the above example ...

Related keywords