Z84C90 ZILOG [Zilog, Inc.], Z84C90 Datasheet

no-image

Z84C90

Manufacturer Part Number
Z84C90
Description
KIO Serial/Parallel Counter Timer
Manufacturer
ZILOG [Zilog, Inc.]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z84C9008ASC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z84C9008ASC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z84C9008ASG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z84C9008VEC
Manufacturer:
ZILOG
Quantity:
6 225
Part Number:
Z84C9008VEC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z84C9008VEC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z84C9008VED
Manufacturer:
ZILOG
Quantity:
6 228
Part Number:
Z84C9008VED
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
Z84C9008VSC
Manufacturer:
ZILOG
Quantity:
5 510
Part Number:
Z84C9008VSC
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
Z84C9008VSG
Manufacturer:
Zilog
Quantity:
13
Part Number:
Z84C9008VSG
Manufacturer:
ZILOG
Quantity:
6 221
Z84C90
KIO Serial/Parallel Counter
Timer
Product Specification
PS011802-0902
ZiLOG Worldwide Headquarters • 532 Race Street • San Jose, CA 95126-3432
Telephone: 408.558.8500 • Fax: 408.558.8300 •
http://www.ZiLOG.com

Related parts for Z84C90

Z84C90 Summary of contents

Page 1

... Z84C90 KIO Serial/Parallel Counter Timer Product Specification PS011802-0902 ZiLOG Worldwide Headquarters • 532 Race Street • San Jose, CA 95126-3432 Telephone: 408.558.8500 • Fax: 408.558.8300 • http://www.ZiLOG.com ...

Page 2

This publication is subject to replacement by a later edition. To determine whether a later edition exists request copies of publications, contact: ZiLOG Worldwide Headquarters 532 Race Street San Jose, CA 95126-3432 Telephone: 408.558.8500 Fax: 408.558.8300 www.ZiLOG.com Windows ...

Page 3

... Table of Contents Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pin Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Standard Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Precautions & Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Z84C90 KIO Serial/Parallel Counter Timer PS011802-0902 iii ...

Page 4

... List of Figures Figure 1. KIO Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Figure 2. Z84C90 84-Pin PLCC Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Figure 3. 100-Pin LQFP Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Figure 4. Test Load Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 5. PIO Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 6. PIA Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 7. CTC Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 8. Crystal Connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Figure 9. SIO Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Figure 10. I/O Read/Write Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Figure 11 ...

Page 5

... List of Tables Table 1. Z84C90 KIO Serial/Parallel/Counter/TimerPackages . . . . . . . . . . . . . . . . . . 1 Table 2. KIO Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Table 3. DC Characteristics of the Z84C90 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Table 4. Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Table 5. AC Characteristics of the Z84C90 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Table 6. Daisy Chain Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Z84C90 KIO Serial/Parallel Counter Timer PS011802-0902 v ...

Page 6

... ZiLOG’s Z84C90 Serial/Parallel/Counter/Timer KIO is a multi-channel, multipurpose I/O device designed to provide the end-user with a cost-effective and powerful solution to meet peripheral needs. The Z84C90 combines the features of one Z84C30 CTC, one Z84C20 PIO, a Z84C4x SIO, a 8-bit, bit-programmable I/O port, and a crystal-oscillator into a single package (84-pin PLCC or 100-pin LQFP). Using fifteen internal registers for data and programming information, the KIO can easily be configured to any given system environment ...

Page 7

... Figure 1. KIO Block Diagram PS011802-0902 KIO Serial/Parallel Counter Timer PA - ARDY ASTB PIO PB - BRDY BSTB PIA/ PC -PCV 0 MUX RXDA RXCA TXDA TXCA CTSA DCDA SIO RXDB RXCB TXDB TXCB CTSB DCDB ZC/TO 0 CLK/TRG 0 ZC/TO 1 CLK/TRG 1 CTC ZC/TO 2 CLK/TRG 2 ZC/TO 3 CLK/TRG 3 Z84C90 2 ...

Page 8

... Exposure to absolute maximum rating conditions for extended periods may affect device reliability. PS011802-0902 with respect to V –0.3V to +7.0V SS –0. See Ordering Information – +150 C Z84C90 KIO Serial/Parallel Counter Timer +0. ...

Page 9

... PA3 23 GND 24 PA4 25 PA5 26 PA6 27 PA7 28 PC4 (RTSA) 29 PC5 (DTRA) 30 PC6 (SYNCA) 31 PC7 (WT/RDYA) 32 Figure 2. Z84C90 84-Pin PLCC Configuration PS011802-0902 KIO Serial/Parallel Counter Timer 84-Pin PLCC Z84C90 4 74 CLK/TRG 2 CLK/TRG 1 73 CLK/TRG GND ...

Page 10

... PA0–PA7 until the ASTB sig- nal is Active. BRDY indicates that Port A is able to accept data from a peripheral device. PS011802-0902 KIO Serial/Parallel Counter Timer 100-Pin LQFP Z84C90 GND GND PB7 45 PB6 PB5 PB4 ...

Page 11

... DTRA, DTRB. Data Terminal Ready (outputs, Active Low). These signals are modem control signals for the serial channels. They follow the state programmed into their respec- tive serial channels, and are multiplexed with Port C, bits 5 and 2, respectively. PS011802-0902 Z84C90 KIO Serial/Parallel Counter Timer 6 ...

Page 12

... KIO Serial/Parallel Counter Timer –A transfers data to the CPU. When IORQ and CS are Active 0 3 – the least-significant bit of the bus. 0 – and IORQ to transfer data between the KIO and 0 3 Z84C90 –A , and written into by the CPU ...

Page 13

... XTALO. Crystal Connection. (output). ZC/TO0–ZC/TO3. Zero count/Time-out (outputs, Active High). These four pins are out- puts from the four counter/timer channels of the KIO. Each pin pulses High when its cor- responding downcounter reaches 0. PS011802-0902 Z84C90 KIO Serial/Parallel Counter Timer 8 ...

Page 14

... All AC parameters assume a load capacitance of 100 pF. Add 10 ns delay for each 50 pF increase in load maximum of 200 pF for the data bus and 100 pF for the address and control lines. AC timing measurements are referenced to 1.5 volts (except for CLOCK, which is referenced to the 10% and 90% points. PS011802-0902 Z84C90 KIO Serial/Parallel Counter Timer ...

Page 15

... Under Test Figure 4. Test Load Diagram Data CPU Bus I/O Control Interrupt Control Lines Figure 5. PIO Block Diagram PS011802-0902 +5V 100 pF 250 A Internal Control Logic Port A Internal Bus Port B Interrupt Control 3 Z84C90 KIO Serial/Parallel Counter Timer 2.1K 8 Data or Control I/O Handshake Peripheral Interface 8 Data or Control I/O Handshake 10 ...

Page 16

... Data Bus Figure 6. PIA Block Diagram Data 8 CPU Bus I/O Control 6 Figure 7. CTC Block Diagram PS011802-0902 KIO Serial/Parallel Counter Timer Port C PC0`PC7 Dir. Ctrl. Internal Bus Reset Z84C90 Internal Control Logic INT Interrupt IE1 Logic IE0 4 ZC/TO Counter/ Timer Logic 4 CLK/TRG 11 ...

Page 17

... ZTALI Crystal Inputs XTALO Figure 8. Crystal Connection PS011802-0902 KIO Serial/Parallel Counter Timer C1 C2 Z84C90 12 ...

Page 18

... Figure 9. SIO Block Diagram PS011802-0902 KIO Serial/Parallel Counter Timer Channel A Channel A Control and Status Channel B r Control n and a Status Channel B Z84C90 13 Serial Data Channel Clocks Sync Wait/Ready Modem or Other Control Modem or Other Control Serial Data Channel Clocks Sync Wait/Ready ...

Page 19

... DC Characteristics V = 5.0V +/– 10% unless otherwise specified. cc Table 3. DC Characteristics of the Z84C90 Symbol Item V Clock Input Low Voltage ILC V Clock Input High Voltage IHC V Input Low Voltage IL V Input High Voltage IH V Output Low Voltage OL V Output High Voltage 1 OH1 V Output High Voltage 2 ...

Page 20

... AC Characteristics Table 5. AC Characteristics of the Z84C90 No. Symbol Parameter Bus Interface Timing 1 TcC Clock Cycle Time 2 TwCh Clock Pulse Width (High) 3 TwCl Clock Pulse Width (Low) 4 TfC Clock Fall Time 5 TrC Clock Rise Time 6 TsA(Rlf) Address, CS Setup to RD, IORQ Fall 7 TsRl(Cr) RD, IORQ to Clock Rise Setup ...

Page 21

... Table 5. AC Characteristics of the Z84C90 (Continued) No. Symbol Parameter 22 TsIEI(Cf) IEI to Clock Fall Setup (for 4D Decode) 23 TsIOr(Cf) IORQ Rise to Clock Fall Setup (to activate RDY on next clock) PIO Timing 24 TdCf(RDYr) Clock Fall to RDY Rise Delay 25 TdCf(RDYf) Clock Fall to RDY Fall Delay 26 TwSTB STB Pulse Width ...

Page 22

... Table 5. AC Characteristics of the Z84C90 (Continued) No. Symbol Parameter 39 TdCTRr(INTf) CLK/TRG Rise to INT Fall Delay TsCTRr(Cr) satisfied TsCTRr(Cr) not satisfied 40 TcCTR CLK/TRG Cycle Time 41 TwCTRh CLK/TRG Width High 42 TwCTRI CLK/TRG Width Low 43 TrCTR CLK/TRG Rise Time 44 TfCTR CLK/TRG Fall Time 45 TdCr(ZCr) Clock Rise to ZC/TO Rise Delay ...

Page 23

... Table 5. AC Characteristics of the Z84C90 (Continued) No. Symbol Parameter 63 TrRxC RxC Rise Time 64 TfRxC RxC Fall Time 65 TsRxD(RxCr) RxD to RxC Rise Setup 66 ThRxCr(RxD) RxC Rise to RxD Hold Time 67 TdRxCr(W/Rf) RxC Rise to W/RDY Fall Delay (Ready Mode) 68 TdRxCf(INTf) RxC to INT Fall Delay 69 TdRxCr ...

Page 24

... Parameter 21: IEI rising to IEO rising delay (after ED decode) - TdIEI(IEOr) = TdIEI(IEOr)PIO + TdIEI(IEOr)CTC + TdIEI(IEOr)SIO + ((Input buffer Delay) + (Output Buffer Delay). PS011802-0902 KIO Serial/Parallel Counter Timer 8 MHz 10 MHz 12 MHz Min Max Min Max Min 170 140 115 170 160 130 180 160 130 160 150 160 150 Z84C90 19 Max U 125 ns 125 ns ...

Page 25

... Clock 2 3 A0– IORQ 6 RD D0–D7 RD D0–D7 WT/RDY Wait Mode 48 WT/RDY Ready Mode Figure 10. I/O Read/Write Timing ( PS011802-0902 KIO Serial/Parallel Counter Timer Z84C90 Read Cycle Write Cycle ...

Page 26

... CTS DCD SYNC TxC TxD WT/RDY INT RxC RxD WT/RDY INT SYNC Figure 11. Serial I/O Timing PS011802-0902 KIO Serial/Parallel Counter Timer Z84C90 ...

Page 27

... Clock CLK/TRG Counter 37 CLK/TRG Timer 38 ZC/TO 39 INT Figure 12. Counter/Timer Timing PS011802-0902 KIO Serial/Parallel Counter Timer Z84C90 ...

Page 28

... Clock IORQ RD 34 Port C Input Port C Output RDY STB Mode 0 Mode 1 Mode 2 Mode 3 INT Figure 13. Port I/O Read/Write Timing PS011802-0902 KIO Serial/Parallel Counter Timer Z84C90 ...

Page 29

... Clock INT 16 M1 IORQ D – IE1 18 IE0 Figure 14. Interrupt Acknowledge Cycle Clock – IE1 20 21 IE0 Figure 15. Op Code Fetch Cycle PS011802-0902 KIO Serial/Parallel Counter Timer Two Two Z84C90 ...

Page 30

... Precautions & Limitations The following describe the limitations of Revision A of the Z84C90 KIO. Problem: Daisy-chain. If the KIO has an Interrupt Pending during and Interrupt Acknowledge cycle, KIO misses the status of the IE1 pin. This produces vector contention if there is a higher interrupting device. It works fine if only one device is in the system. ...

Page 31

... At the time period of CE active, IORQ active, and M1 returns to the inactive state; all during the rising edge of the clock. This problem is not the case with the Z80 CPU. However, other CPUs could be affected. One of the possible workarounds is to add the condition M1 not active to generate a CE signal. PS011802-0902 Z84C90 KIO Serial/Parallel Counter Timer 26 ...

Related keywords