PIC24HJ12GP201-I/P Microchip Technology, PIC24HJ12GP201-I/P Datasheet - Page 50
![IC PIC MCU FLASH 4KX24 18DIP](/photos/6/76/67657/18-dip_300mil__sml.jpg)
PIC24HJ12GP201-I/P
Manufacturer Part Number
PIC24HJ12GP201-I/P
Description
IC PIC MCU FLASH 4KX24 18DIP
Manufacturer
Microchip Technology
Series
PIC® 24Hr
Datasheets
1.PIC24HJ12GP201-ISO.pdf
(242 pages)
2.PIC24HJ12GP201-ISO.pdf
(8 pages)
3.PIC24HJ12GP201-ISO.pdf
(84 pages)
4.PIC24HJ12GP201-ISO.pdf
(12 pages)
5.PIC24HJ12GP201-IP.pdf
(234 pages)
Specifications of PIC24HJ12GP201-I/P
Program Memory Type
FLASH
Program Memory Size
12KB (4K x 24)
Package / Case
18-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
13
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 6x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC24HJ
Core
PIC
Data Bus Width
16 bit
Data Ram Size
1 KB
Interface Type
I2C/SPI/UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
13
Number Of Timers
3
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120
Minimum Operating Temperature
- 40 C
On-chip Adc
6-ch x 10-bit or 6-ch x 12-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164337 - MODULE SOCKET FOR PM3 40DIP
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
6.0
6.1
If it is determined that the programming executive is not
present in executive memory (as described in
Section 3.2 “Confirming the Presence of the
Programming
into executive memory using ICSP, as described in
Section 5.0 “Device Programming –
TABLE 6-1:
DS70152H-page 50
Step 1: Exit the Reset vector and erase executive memory.
Step 2: Initialize the NVMCON to erase a page of executive memory.
Step 3: Initiate the erase cycle, wait for erase to complete and make sure WR bit is clear.
Step 4: Repeat Step 3 to erase all pages of executive memory (incrementing the page erase pointer, i.e., W1 pointer
should be incremented by 0x400 to point to the second page).
Step 5: Initialize the NVMCON to program 64 instruction words.
Step 6: Initialize TBLPAG and the write pointer (W7).
Command
(Binary)
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0001
0000
0000
0000
0000
0000
0000
—
PROGRAMMING THE
PROGRAMMING EXECUTIVE
TO MEMORY
Overview
Executive”), it must be programmed
PROGRAMMING THE PROGRAMMING EXECUTIVE
040200
040200
000000
24042A
883B0A
200080
880190
200001
000000
BB0881
000000
000000
A8E761
000000
000000
000000
000000
803B00
883C20
000000
<VISI>
24001A
883B0A
200800
880190
EB0380
000000
(Hex)
Data
—
GOTO
GOTO
NOP
MOV
MOV
MOV
MOV
MOV
NOP
TBLWTL W1, [W1]
NOP
NOP
BSET
NOP
NOP
NOP
NOP
Externally time ‘P12’ msec (see
Timing
complete.
MOV
MOV
NOP
Clock out contents of VISI register. Repeat instruction until the WR bit is clear.
MOV
MOV
MOV
MOV
CLR
NOP
ICSP”.
Requirements”) to allow sufficient time for the Page Erase operation to
W0, VISI
0x200
#0x4042, W10
W10, NVMCON
#0x80, W0
W0, TBLPAG
#0x00, W1
NVMCON, #15
#0x4001, W10
W10, NVMCON
#0x80, W0
W0, TBLPAG
W7
0x200
NVMCON, W0
Storing the programming executive to executive
memory is similar to normal programming of code
memory. Namely, the executive memory must first be
erased, and then the programming executive must be
programmed 64 words at a time. This control flow is
summarized in
Note:
Section 8.0 “AC/DC Characteristics and
Description
The
always
programmed, as described in
Table
programming
6-1.
be
© 2010 Microchip Technology Inc.
erased
executive
before
Table
it
6-1.
must
is