ATMEGA8535-16JU Atmel, ATMEGA8535-16JU Datasheet - Page 162
![MCU AVR 8K ISP FLASH MEM 44-PLCC](/photos/6/70/67043/453-44-plcc_sml.jpg)
ATMEGA8535-16JU
Manufacturer Part Number
ATMEGA8535-16JU
Description
MCU AVR 8K ISP FLASH MEM 44-PLCC
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA8535-16JU
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-PLCC
Processor Series
ATMEGA8x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
SPI, TWI, UART
Maximum Clock Frequency
16 MHz
Number Of Programmable I/os
32
Number Of Timers
3
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWAVR, EWAVR-BL
Development Tools By Supplier
ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 8 Channel
Cpu Family
ATmega
Device Core
AVR
Device Core Size
8b
Frequency (max)
16MHz
Total Internal Ram Size
512Byte
# I/os (max)
32
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4.5V
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Package Type
PLCC
For Use With
ATSTK600 - DEV KIT FOR AVR/AVR32770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAGATAVRISP2 - PROGRAMMER AVR IN SYSTEMATSTK500 - PROGRAMMER AVR STARTER KIT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA8535-16JU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Multi-processor
Communication Mode
Using MPCM
162
ATmega8535(L)
Setting the Multi-processor Communication Mode (MPCM) bit in UCSRA enables a fil-
tering function of incoming frames received by the USART Receiver. Frames that do not
contain address information will be ignored and not put into the receive buffer. This
effectively reduces the number of incoming frames that has to be handled by the CPU,
in a system with multiple MCUs that communicate via the same serial bus. The Trans-
mitter is unaffected by the MPCM setting, but has to be used differently when it is a part
of a system utilizing the Multi-processor Communication Mode.
If the Receiver is set up to receive frames that contain five to eight data bits, then the
first stop bit indicates if the frame contains data or address information. If the Receiver is
set up for frames with nine data bits, then the ninth bit (RXB8) is used for identifying
address and data frames. When the frame type bit (the first stop or the ninth bit) is one,
the frame contains an address. When the frame type bit is zero the frame is a data
frame.
The Multi-processor Communication Mode enables several slave MCUs to receive data
from a Master MCU. This is done by first decoding an address frame to find out which
MCU has been addressed. If a particular Slave MCU has been addressed, it will receive
the following data frames as normal, while the other Slave MCUs will ignore the
received frames until another address frame is received.
For an MCU to act as a Master MCU, it can use a 9-bit character frame format
(UCSZ = 7). The ninth bit (TXB8) must be set when an address frame (TXB8 = 1) or
cleared when a data frame (TXB = 0) is being transmitted. The Slave MCUs must, in this
case, be set to use a 9-bit character frame format.
The following procedure should be used to exchange data in Multi-processor Communi-
cation Mode:
1. All Slave MCUs are in Multi-processor Communication Mode (MPCM in UCSRA
2. The Master MCU sends an address frame, and all slaves receive and read this
3. Each Slave MCU reads the UDR Register and determines if it has been
4. The addressed MCU will receive all data frames until a new address frame is
5. When the last data frame is received by the addressed MCU, the addressed
Using any of the 5- to 8-bit character frame formats is possible, but impractical since the
Receiver must change between using n and n+1 character frame formats. This makes
full-duplex operation difficult since the Transmitter and Receiver uses the same charac-
ter size setting. If 5- to 8-bit character frames are used, the Transmitter must be set to
use two stop bit (USBS = 1) since the first stop bit is used for indicating the frame type.
Do not use Read-Modify-Write instructions (SBI and CBI) to set or clear the MPCM bit.
The MPCM bit shares the same I/O location as the TXC Flag and this might accidentally
be cleared when using SBI or CBI instructions.
is set).
frame. In the Slave MCUs, the RXC Flag in UCSRA will be set as normal.
selected. If so, it clears the MPCM bit in UCSRA, otherwise it waits for the next
address byte and keeps the MPCM setting.
received. The other Slave MCUs, which still have the MPCM bit set, will ignore
the data frames.
MCU sets the MPCM bit and waits for a new address frame from Master. The
process then repeats from 2.
2502K–AVR–10/06