PIC18F2550-I/SP Microchip Technology, PIC18F2550-I/SP Datasheet
PIC18F2550-I/SP
Specifications of PIC18F2550-I/SP
Available stocks
Related parts for PIC18F2550-I/SP
PIC18F2550-I/SP Summary of contents
Page 1
... TABLE 1: SILICON DEVREV VALUES (1) Part Number Device ID PIC18F2455 126Xh PIC18F2550 124Xh PIC18F4455 122Xh PIC18F4550 120Xh Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format “DEVID DEVREV”. ...
Page 2
... Asynch Reset can alter RAM Dead-band delay incorrect SPI master, write collision for F /64 and OSC Timer2/2 2 Unaddressed I C slave node may respond Auto-baud sometimes does not work not meeting data sheet at 511/512 IL DL (1) Affected Revisions © 2009 Microchip Technology Inc. ...
Page 3
... I C Master 40. EUSART Interrupts 41. Note 1: Only those issues indicated in the last column apply to the current silicon revision. © 2009 Microchip Technology Inc. PIC18F2455/2550/4455/4550 Issue Summary Clearing SBOREN can cause BOR baud rate not meeting formula SPI slave not meeting timing parameter 70 ...
Page 4
... Work around Avoid writing SSPBUF until the data transfer is complete, indicated by the setting of the SSPIF bit (PIR1<3>). To ensure any potential transfer in progress is not corrupted, verify (SSPCON1<7>) is clear after writing SSPBUF. Affected Silicon Revisions that the WCOL bit © 2009 Microchip Technology Inc. ...
Page 5
... POP ; clears return address of Foo call : ; insert high priority ISR code here : RETFIEFAST © 2009 Microchip Technology Inc. PIC18F2455/2550/4455/4550 Assembly Language Programming Either of two work arounds can be used: • If any two-cycle instruction is used to modify the WREG, BSR or STATUS register, do not use the RETFIE FAST instruction to return from the interrupt ...
Page 6
... This EXAMPLE 3: #pragma code high_vector_section=0x8 void high_vector (void) { _asm CALL high_vector_branch, 1 _endasm } void high_vector_branch (void) { _asm POP GOTO high_isr _endasm } #pragma interrupt high_isr B7 void high_isr (void) { ... } in Example 2 INTERRUPT WORK AROUND – OPTIMIZED C18 © 2009 Microchip Technology Inc. ...
Page 7
... ECCPASE bit (ECCP1AS<7>). Affected Silicon Revisions © 2009 Microchip Technology Inc. PIC18F2455/2550/4455/4550 7. Module: ECCP When operating either Timer1 or Timer3 as a counter with a prescale value other than 1:1 and operating the ECCP in Compare mode with the Special CCP1M<3:0> = 1011), the Special Event Trigger ...
Page 8
... The PKTDIS bit is set when a USB control transfer setup packet is received. Clear this bit as soon as possible, particularly before turning over any IN endpoint ownership to the SIE. Affected Silicon Revisions and V - REF REF Conditions and V - REF REF REF and V REF © 2009 Microchip Technology Inc. ...
Page 9
... Work around None. Affected Silicon Revisions © 2009 Microchip Technology Inc. PIC18F2455/2550/4455/4550 14. Module: USB The Ping-Pong Buffer mode in which the ping-pong buffers are enabled for Endpoints (UCFG (PPB<1:0) = 11) is not supported. Work around Use other Ping-Pong Buffer modes. Affected Silicon Revisions ...
Page 10
... BTFSS BRA A second option is to poll the Master Synchronous Serial Port Interrupt Flag bit, SSPIF (PIR1<3>). This bit can be polled and will set when the transfer is complete Affected Silicon Revisions SSPSTAT WORK AROUND SSPSTAT, W WREG, BF loop_MSB © 2009 Microchip Technology Inc. ...
Page 11
... TXREG. Do not load the TXREG when timer is about to overflow. Affected Silicon Revisions © 2009 Microchip Technology Inc. PIC18F2455/2550/4455/4550 20. Module: EUSART In 9-Bit Asynchronous Full-Duplex Receive mode, the received data may be corrupted if the TX9D bit (TXSTA<0>) is not modified immediately after the RCIDL bit (BAUDCON<6>) is set. Work around Write to TX9D only when a reception is not in progress (RCIDL = 1) ...
Page 12
... PWM duty cycle. This can occur when these additional criteria are also met: • A non-zero dead-band delay is specified (PDC<6:0> > 0) • The duty cycle has a value of 0 through ≥ 1) Work around None. Affected Silicon Revisions described in Note © 2009 Microchip Technology Inc. ...
Page 13
... I C event to maintain normal operation. Affected Silicon Revisions © 2009 Microchip Technology Inc. PIC18F2455/2550/4455/4550 28. Module: EUSART /64 or The EUSART auto-baud feature may periodically OSC measure the incoming baud rate incorrectly. The rate of incorrect baud-rate measurements will depend on the frequency of the incoming synchronization byte and the system clock frequency ...
Page 14
... SCK edge or loading SSPBUF, the peripheral will function correctly. Also, if SSPBUF is written prior to the SS pin going low, the peripheral will function correctly. B7 Characteristic Work around None. Affected Silicon Revisions the falling edge before the CY Min Max Units Conditions 3 T — © 2009 Microchip Technology Inc. ...
Page 15
... Affected Silicon Revisions © 2009 Microchip Technology Inc. PIC18F2455/2550/4455/4550 35. Module: Resets (BOR) Certain operating conditions can move the effec- tive Brown-out Reset (BOR) threshold outside of the range specified in the electrical characteristics of the Device Data Sheet (parameter D005). The BOR threshold has been observed to increase with some table read operations ...
Page 16
... Example 7 (Assembly language) and Example 8 (C language). Affected Silicon Revisions A3 // Reads from SSPBUF, ensures BF bit is clear before // sending the next byte. // Wait until the transmission is complete. // The data received should be valid © 2009 Microchip Technology Inc. ...
Page 17
... Tcy delay nop ;1 Tcy delay (two total) ;CPU may now execute 2 cycle instructions © 2009 Microchip Technology Inc. PIC18F2455/2550/4455/4550 40. Module: MSSP (I When in I clock stretching, the first clock pulse after the slave releases the SCL line may be narrower than the configured clock width ...
Page 18
... If TMR1 update can be completed before clock pulse goes low ; Start ISR here ; Preload for 1 sec overflow ; Clear interrupt flag ; Increment seconds ; 60 seconds elapsed? ; No, done ; Clear seconds ; Increment minutes ; 60 minutes elapsed? ; No, done ; clear minutes ; Increment hours ; 24 hours elapsed? ; No, done ; Reset hours ; Done © 2009 Microchip Technology Inc. ...
Page 19
... The sentence originally stated, “V greater than V at all times, even with the USB regulator disabled.” © 2009 Microchip Technology Inc. PIC18F2455/2550/4455/4550 4. Module: Master Synchronous Serial Port In Section 19.3.5 “Master Mode,” the second paragraph of the second column is corrected to read, “This allows a maximum data rate (at 48 MHz) of 12.00 Mbps.” ...
Page 20
... Min Max Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ T (†) Min Typ Max /RE3 pin 9.00 — 13.25 ≤ +85°C for industrial A Units Conditions ≤ +85°C for industrial A Units Conditions V (Note 2) © 2009 Microchip Technology Inc. ...
Page 21
... TABLE 28-5: USB INTERNAL VOLTAGE REGULATOR SPECIFICATIONS (PARTIAL PRESENTATION) Operating Conditions: -40°C < T < +85°C (unless otherwise stated). A Param Sym Characteristics No. D323 V Regulator Output Voltage USBANA © 2009 Microchip Technology Inc. PIC18F2455/2550/4455/4550 Min Typ Max Units 3.0 — 3.6 Comments ≥ 4. ...
Page 22
... PR2 match condition at the moment that the firmware wrote to SSPBUF. To avoid the unpredictable MSb bit width, initial- ize the TMR2 register to a known value when writing to SSPBUF. An example procedure, which provides predictable bit widths (only needed in the Timer2/2 mode), is given in Example 10. © 2009 Microchip Technology Inc. ...
Page 23
... Revision B4 Silicon Errata” • DS80322, “PIC18F2455/2550/4455/4550 Revision B5 Silicon Errata” • DS80335, “PIC18F2455/2550/4455/4550 Revision B6 Silicon Errata” • DS80388, “PIC18F2455/2550/4455/4550 Revision B7 Silicon Errata” • DS80278, “PIC18F2455/2550/4455/4550 Data Sheet Errata” © 2009 Microchip Technology Inc. PIC18F2455/2550/4455/4550 C Master) and DS80478A-page 23 ...
Page 24
... PIC18F2455/2550/4455/4550 NOTES: DS80478A-page 24 © 2009 Microchip Technology Inc. ...
Page 25
... REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 26
... Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2009 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...