DSPIC30F6012A-30I/PT Microchip Technology, DSPIC30F6012A-30I/PT Datasheet
DSPIC30F6012A-30I/PT
Specifications of DSPIC30F6012A-30I/PT
Available stocks
Related parts for DSPIC30F6012A-30I/PT
DSPIC30F6012A-30I/PT Summary of contents
Page 1
... The exceptions to the specifications in the documents listed above are described in this section. The specific devices for which these exceptions are described are listed below: • dsPIC30F6011A • dsPIC30F6012A • dsPIC30F6013A • dsPIC30F6014A dsPIC30F601XA Rev. B0 silicon is identified by performing a “Reset and Connect” operation to the ® ...
Page 2
... If the application requires 0% duty cycles, the output compare module can be disabled for 0% duty cycles, and re-enabled for non-zero percent duty cycles. Instruction DAW.b ;First BCD number ;Second BCD number ;If C set ;If not,do DAW and ;set the carry bit ;and exit . CY © 2008 Microchip Technology Inc. ...
Page 3
... NOP .endr ; Place SLEEP instruction in the last word of program memory PWRSAV #0 Work around 2: © 2008 Microchip Technology Inc. This can be accomplished by replacing all occurrences of the PWRSAV #0 instruction with a function call to a suitably aligned subroutine. The address( ) attribute provided by the MPLAB ASM30 assembler can be utilized to correctly align the instructions in the subroutine ...
Page 4
... Manual” (DS70046) for more details on performing a clock switch operation. Note: The above work around is recommended for users for whom application hardware changes are possible, and also for users whose includes a 32 kHz LP Oscillator crystal. or Section 29. “Oscillator” application hardware already © 2008 Microchip Technology Inc. ...
Page 5
... This will also clear the RBF flag Clear the I C receiver interrupt flag SI2CF back to step 1 to continue receiving incoming data bytes. © 2008 Microchip Technology Inc. Work around 2: Use this work around for applications in which the receiver interrupt is required. Assuming that ...
Page 6
... When the I C module is configured as a 10-bit slave with and address of 0x102, the I2CxRCV register content for the lower address byte is 0x01 rather than 0x02; however, acknowledges both address bytes. Work around None. © 2008 Microchip Technology Inc. with the the module ...
Page 7
... For example, if the SDA and SCL pins are shared with the UART and SPI pins, and the UART has higher precedence on the port latch pin. © 2008 Microchip Technology Inc module is that have ...
Page 8
... Port Pin Multiplexed with IC1). Revision D (5/2008) 2 Added silicon issues 7 and 8 (I C), and 9 (Timer). Revision E (9/2008) 2 Replaced issues 5 and with issue 12 (I Added silicon issues 8 (PLL Lock Status Bit), 9 (PSV 2 Operations) and 10-12 (I C). DS80303E-page 8 2 C). © 2008 Microchip Technology Inc. ...
Page 9
... PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 10
... Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2008 Microchip Technology Inc. 01/02/08 ...