M3062LFGPFP#U5C Renesas Electronics America, M3062LFGPFP#U5C Datasheet - Page 231

• Manufacturer Part Number: M3062LFGPFP#U5C
• Description: IC M16C/62P MCU FLASH 100-QFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/60r

Specifications of M3062LFGPFP#U5C

• Core Processor: M16C/60
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, IEBus, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 85
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 20K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 26x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 100-QFP
• For Use With: 867-1000 - KIT QUICK START RENESAS 62PR0K33062PS001BE - R0K33062P STARTER KITR0K33062PS000BE - KIT EVAL STARTER FOR M16C/62PM3062PT3-CPE-3 - EMULATOR COMPACT M16C/62P/30P
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

M16C/62P Group (M16C/62P, M16C/62PT)
Rev.2.41
REJ09B0185-0241
17.1.3.8
If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial interface
operates as described below.
Note that when UARTi transmission/reception is started using this function, the TI does not change state. Note
also that when using this function, the selected transfer clock should be an external clock.
•
•
•
Jan 10, 2006
The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit
shift register. In this way, the serial interface starts sending data synchronously with the next clock pulse
applied. However, the UARTi output value does not change state and remains the same as when a start
condition was detected until the first bit of data is output synchronously with the input clock.
The receive shift register is initialized, and the serial interface starts receiving data synchronously with the
next clock pulse applied.
The SWC bit is set to “1” (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the
falling edge of the 9th clock pulse.
Initialization of Transmission/Reception
Page 214 of 390
17. Serial Interface