EP9315-CB Cirrus Logic Inc, EP9315-CB Datasheet - Page 216

• Manufacturer Part Number: EP9315-CB
• Description: IC ARM920T MCU 200MHZ 352-PBGA
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9315-CB

• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, PCMCIA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 352-BGA
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9315A-Z
• For Use With: 598-1144 - KIT DEVELOPMENT EP9315 ARM9
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: No
• Other names: 598-1261

7
7-34
Raster Engine With Analog/LCD Integrated Timing and Interface
EP93xx User’s Guide
0010 - OR Blinking:
0011 - XOR Blinking:
0100 - Background Blinking:
0101 - Offset Single Blinking:
0111 through 1011 - Not used
1100 - Dim Single Blinking:
1101 - Bright Single Blinking:
be used to index into the LUT. The value at that index location will be passed on to the
Color Mux.
This new pixel value is used by the Color Mux as the 'new' value for the blinking pixel.
through the pipeline. See AND blinking for details on the differences between LUT and
non-LUT blinking.
continue through the pipeline. See AND blinking for details on the differences between
LUT and non-LUT blinking.
pixel value is placed into the pipeline and sent to the Color Mux.
the pixel data. The resulting pixel data will be placed into the pipeline and then sent to
the Color Mux.
mode will treat each of the 8 bit values as a single value, and apply the blinking rules
defined for the Offset Single Blinking mode.
corresponding 8 bits represent the value that will be added to the corresponding color.
If the LUT is enabled, the pixel data is passed to the LUT. The new pixel data value will
Non LUT Blink:
If the LUT is not enabled, the modified pixel data is moved directly into the Color Mux.
The pixel data is ORed with the BlinkMask register. The modified pixel data will continue
The pixel data is XORed with the
The pixel data is replaced with the value in the
The pixel data is manipulated by adding the value of the
0110 - Offset 888 Blinking:
The 24 bits of data is made up of three 8-bit values that represent the RGB colors. This
The
The pixel that is identified as a blinking pixel is manipulated:
The pixel that is identified as a blinking pixel is manipulated:
1.The LSB is dropped
2.The remaining bits are shifted right by one
3.The MSB is set to ‘0’
“BkgrndOffset”
value is itself treated as an 888 pixel where each of the
Copyright 2007 Cirrus Logic
“BlinkMask”
register. The modified pixel data will
“BkgrndOffset”
“BkgrndOffset”
register and the new
register with
DS785UM1