MC9S08QG84CDTE Freescale Semiconductor, MC9S08QG84CDTE Datasheet - Page 82

• Manufacturer Part Number: MC9S08QG84CDTE
• Description: IC MCU 8BIT 8K FLASH 16-TSSOP
• Manufacturer: Freescale Semiconductor
• Series: HCS08r

Specifications of MC9S08QG84CDTE

• Core Processor: HCS08
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: I²C, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 12
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 16-TSSOP
• Controller Family/series: HCS08
• No. Of I/o's: 12
• Ram Memory Size: 512Byte
• Cpu Speed: 20MHz
• No. Of Timers: 2
• Embedded Interface Type: I2C, SCI, SPI
• Rohs Compliant: Yes
• For Use With: DEMO9S08QG8E - BOARD DEMO FOR MC9S08QG8
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

1
2
Chapter 6 Parallel Input/Output Control
6.4.1.2
6.4.2
The pins associated with port A are controlled by the registers in this section. These registers control the
pin pullup, slew rate, and drive strength of the port A pins independent of the parallel I/O register.
80
PTADD[5:0]
PTAD[5:0]
Reset:
PTADD5 has no effect on the input-only PTA5 pin.
PTADD4 has no effect on the output-only PTA4 pin.
Field
Field
5:0
5:0
W
R
Port A Control Registers
Port A Data Register Bits — For port A pins that are inputs, reads return the logic level on the pin. For port A
pins that are configured as outputs, reads return the last value written to this register.
Writes are latched into all bits of this register. For port A pins that are configured as outputs, the logic level is
driven out the corresponding MCU pin.
Reset forces PTAD to all 0s, but these 0s are not driven out the corresponding pins because reset also configures
all port pins as high-impedance inputs with pullups disabled.
Data Direction for Port A Bits — These read/write bits control the direction of port A pins and what is read for
PTAD reads.
0 Input (output driver disabled) and reads return the pin value.
1 Output driver enabled for port A bit n and PTAD reads return the contents of PTADn.
Port A Data Direction (PTADD)
0
7
0
0
0
6
Figure 6-3. Port A Data Direction Register (PTADD)
Table 6-2. PTADD Register Field Descriptions
MC9S08QG8 and MC9S08QG4 Data Sheet, Rev. 5
Table 6-1. PTAD Register Field Descriptions
PTADD5
0
5
1
PTADD4
0
4
Description
Description
2
PTADD3
3
0
PTADD2
0
2
PTADD1
Freescale Semiconductor
0
1
PTADD0
0
0