MPC555LFCZP40 Freescale Semiconductor, MPC555LFCZP40 Datasheet

IC MPU 32BIT 40MHZ 272-PBGA

MPC555LFCZP40

Manufacturer Part Number
MPC555LFCZP40
Description
IC MPU 32BIT 40MHZ 272-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC555LFCZP40

Core Processor
PowerPC
Core Size
32-Bit
Speed
40MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
101
Program Memory Size
448KB (448K x 8)
Program Memory Type
FLASH
Ram Size
26K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
272-PBGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
26 KB
Interface Type
CAN, QSPI, SCI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
101
Operating Supply Voltage
3.3 V to 5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Development Tools By Supplier
MPC555CMEE
Minimum Operating Temperature
- 85 C
On-chip Adc
10 bit, 32 Channel
For Use With
MPC555CMEE - KIT EVAL FOR MPC555
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC555LFCZP40
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Product Brief
MPC555PB/D
Rev. 3, 2/2003
MPC555 Product Brief
© Freescale Semiconductor, Inc., 2004. All rights reserved.
This document provides an overview of the MPC555 microcontroller, including a block
diagram showing the major modular components and sections that list the major features. The
MPC555 member of the Freescale MPC500 RISC Microcontroller family.
1
The MPC555 device offers the following features:
PowerPC™ core with floating-point unit
26 Kbytes fast RAM and 6 Kbytes TPU microcode RAM
448 Kbytes Flash EEPROM with 5-V programming
5-V I/O system
Serial system: queued serial multi-channel module (QSMCM), dual CAN 2.0B
controller
modules (TouCAN
50-channel timer system: dual time processor units (TPU3), modular I/O system
(MIOS1)
32 analog inputs: dual queued analog-to-digital converters (QADC64)
Submicron HCMOS (CDR1) technology
272-pin plastic ball grid array (PBGA) packaging
40-MHz operation, -40 ° C to 125 ° C with dual supply (3.3 V, 5 V) (-55 ° C to 125 ° C
for the suffix A device)
32-bit architecture (PowerPC ISA architecture compliant)
Core performance measured at 52.7-Kbyte Dhrystones (v2.1) @ 40 MHz
Fully static, low power operation
Integrated double-precision floating-point unit
Precise exception model
Freescale Semiconductor, Inc.
MPC555
Device
Introduction
TM
)
Table 1. MPC555 Features
448 Kbytes
Flash
Code compression not supported
Code Compression

Related parts for MPC555LFCZP40

MPC555LFCZP40 Summary of contents

Page 1

... Core performance measured at 52.7-Kbyte Dhrystones (v2. MHz • Fully static, low power operation • Integrated double-precision floating-point unit • Precise exception model © Freescale Semiconductor, Inc., 2004. All rights reserved. Table 1. MPC555 Features Flash 448 Kbytes Code compression not supported TM ) Code Compression ...

Page 2

... Freescale Semiconductor, Inc. Block Diagram • Extensive system development support — On-chip watchpoints and breakpoints — Program flow tracking — BDM on-chip emulation development interface 1.1 Block Diagram Figure block diagram of the MPC555. Burst Interface RCPU 16 Kbytes SRAM QADC QADC TPU3 DPTRAM 1 ...

Page 3

... Freescale Semiconductor, Inc. 1.2.2 U-Bus System Interface Unit (USIU) • Clock synthesizer • Power management • Reset controller • MPC555 decrementer and time base • Real-time clock register • Periodic interrupt timer • Hardware bus monitor and software watchdog timer • ...

Page 4

... Freescale Semiconductor, Inc. Key Features 1.2.7 Two Time Processor Units (TPU3) • Each TPU3 module provides these features: — A dedicated micro-engine operates independently of the RCPU — 16 independent programmable channels and pins — Each channel has an event register consisting of a 16-bit capture register, a 16-bit compare register and a 16-bit comparator — ...

Page 5

... Freescale Semiconductor, Inc. 1.2.10 Two CAN 2.0B Controller Modules (TouCAN) Each TouCAN provides these features: • Full implementation of CAN protocol specification, version 2.0A and 2.0B • Each module has 16 receive/transmit message buffers bytes data length • Global mask register for message buffers • ...

Page 6

... Freescale Semiconductor, Inc. Key Features 2 MPC555 Address Map The internal memory map is shown in Figure 2. 0x00 0000 CMF Flash A 256 Kbytes 0x04 0000 CMF Flash B 192 Kbytes 0x06 FFFF 0x07 0000 Reserved for Flash (2.6 Mbytes - 16 Kbytes BFFF & Kbytes FFFF UIMB Interface & ...

Page 7

... Freescale Semiconductor, Inc. 3 MPC555 Pinout Diagram Figure 3 shows the pinout for the MPC555. Figure 3. MPC555 Pinout Diagram For More Information On This Product, MPC555 Product Brief Go to: www.freescale.com Key Features 7 ...

Page 8

... Freescale Semiconductor, Inc. Key Features 4 Supporting Documentation List This list contains references to currently available and planned documentation. • MPC555 User’s Manual (MPC555UM/AD) • RCPU Reference Manual (RCPURM/AD) • Board Strategies for Ensuring Optimum Frequency Synthesizer Performance (AN1282/D) • Using the MIOS on the MPC555 Evaluation Board (AN1778/D) • ...

Page 9

... Freescale Semiconductor, Inc. THIS PAGE INTENTIONALLY LEFT BLANK MPC555 Product Brief For More Information On This Product, Go to: www.freescale.com Key Features 9 ...

Page 10

... Freescale Semiconductor, Inc. Key Features THIS PAGE INTENTIONALLY LEFT BLANK 10 For More Information On This Product, MPC555 Product Brief Go to: www.freescale.com ...

Page 11

... Freescale Semiconductor, Inc. THIS PAGE INTENTIONALLY LEFT BLANK MPC555 Product Brief For More Information On This Product, Go to: www.freescale.com Key Features 11 ...

Page 12

... Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer ...

Related keywords