PIC16LC716-04I/P Microchip Technology, PIC16LC716-04I/P Datasheet - Page 41
![IC MCU OTP 2KX14 A/D PWM 18DIP](/photos/6/76/67657/18-dip_300mil__sml.jpg)
PIC16LC716-04I/P
Manufacturer Part Number
PIC16LC716-04I/P
Description
IC MCU OTP 2KX14 A/D PWM 18DIP
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Datasheet
1.PIC16C716-04P.pdf
(106 pages)
Specifications of PIC16LC716-04I/P
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
13
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
OTP
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 4x8b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
18-DIP (0.300", 7.62mm)
Processor Series
PIC16LC
Core
PIC
Data Bus Width
8 bit
Data Ram Size
128 B
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
13
Number Of Timers
3 bit
Operating Supply Voltage
2.5 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
ICE2000
Minimum Operating Temperature
- 40 C
On-chip Adc
4 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Connectivity
-
Lead Free Status / Rohs Status
Details
7.0
Each CCP (Capture/Compare/PWM) module contains
a 16-bit register, which can operate as a 16-bit capture
register, as a 16-bit compare register or as a PWM
master/slave Duty Cycle register. Table 7-1 shows the
timer resources of the CCP module modes.
Capture/Compare/PWM Register 1 (CCPR1) is com-
prised of two 8-bit registers: CCPR1L (low byte) and
CCPR1H (high byte). The CCP1CON register controls
the operation of CCP1. All are readable and writable.
FIGURE 7-1:
FIGURE 7-2:
© 2005 Microchip Technology Inc.
bit7
bit 7-6: Unimplemented: Read as ‘0’
bit 5-4: DC1B1:DC1B0: PWM Least Significant bits
bit 3-0: CCP1M3:CCP1M0: CCP1 Mode Select bits
bit7
bit 7-3:
bit 2:
bit 1:
bit 0:
R/W-1
U-0
—
—
CAPTURE/COMPARE/PWM
(CCP) MODULE(S)
Capture Mode: Unused
Compare Mode: Unused
PWM Mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
0000 = Capture/Compare/PWM off (resets CCP1 module)
0100 = Capture mode, every falling edge
0101 = Capture mode, every rising edge
0110 = Capture mode, every 4th rising edge
0111 = Capture mode, every 16th rising edge
1000 = Compare mode, set output on match (CCP1IF bit is set)
1001 = Compare mode, clear output on match (CCP1IF bit is set)
1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is unaffected)
1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP1 resets TMR1 and starts an A/D
11xx = PWM mode
U-0
Reserved bits; Do Not Use
TCCP – Tri-state control bit for CCP
Reserved bit; Do Not Use
TT1CK – Tri-state control bit for T1CKI pin
—
R/W-1
0 = Output pin driven
1 = Output pin tristated
0 = T1CKI pin is an output
1 = T1CKI pin is an input
—
DC1B1
R/W-0
conversion (if A/D module is enabled))
CCP1CON REGISTER (ADDRESS 17h)
TRISCCP REGISTER (ADDRESS 87H)
R/W-1
—
DC1B0 CCP1M3
R/W-0
R/W-1
—
R/W-0
R/W-1
—
CCP1M2
R/W-0
R/W-1
TCCP
CCP1M1 CCP1M0
R/W-0
Additional information on the CCP module is available
in the PICmicro
(DS33023).
TABLE 7-1:
R/W-1
—
CCP Mode
Compare
Capture
PWM
R/W-0
TT1CK
R/W-1
PIC16C712/716
bit0
bit0
®
CCP MODE – TIMER
RESOURCE
Mid-Range Reference Manual,
R = Readable bit
W = Writable bit
U = Unimplemented bit, read
-n = Value at POR Reset
R = Readable bit
W = Writable bit
U = Unimplemented bit, read
-n = Value at POR Reset
as ‘0’
as ‘0’
Timer Resource
DS41106B-page 39
Timer1
Timer1
Timer2