DSPIC30F2020-30I/SP Microchip Technology, DSPIC30F2020-30I/SP Datasheet - Page 185
![IC DSPIC MCU/DSP 12K 28DIP](/photos/6/59/65908/150-28-dip_sml.jpg)
DSPIC30F2020-30I/SP
Manufacturer Part Number
DSPIC30F2020-30I/SP
Description
IC DSPIC MCU/DSP 12K 28DIP
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr
Datasheets
1.AC164335.pdf
(286 pages)
2.DM300023.pdf
(22 pages)
3.DM300023.pdf
(18 pages)
4.DSPIC30F2011-20ISO.pdf
(66 pages)
5.DSPIC30F2011-20IP.pdf
(26 pages)
6.DSPIC30F1010-30ISO.pdf
(26 pages)
7.DSPIC30F1010-30ISO.pdf
(50 pages)
Specifications of DSPIC30F2020-30I/SP
Package / Case
28-DIP (0.300", 7.62mm)
Core Processor
dsPIC
Core Size
16-Bit
Speed
30 MIPs
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
21
Program Memory Size
12KB (4K x 24)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Mounting Style
Through Hole
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE4000, DM240002, DM300027, DM330011, DM300018, DM183021
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DM300023 - KIT DEMO DSPICDEM SMPS BUCKDV164005 - KIT ICD2 SIMPLE SUIT W/USB CABLE
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
- AC164335 PDF datasheet
- DM300023 PDF datasheet #2
- DM300023 PDF datasheet #3
- DSPIC30F2011-20ISO PDF datasheet #4
- DSPIC30F2011-20IP PDF datasheet #5
- DSPIC30F1010-30ISO PDF datasheet #6
- DSPIC30F1010-30ISO PDF datasheet #7
- Current page: 185 of 286
- Download datasheet (5Mb)
16.9
The ADC module also provides individual interrupts
outputs for each analog input pair. These interrupts are
always enabled within the module. The pair interrupts
can be individually enabled or disabled via the
associated interrupt enable bits in the IEC registers.
Using the group interrupts may require the interrupt
service routine to determine which interrupt source
generated the interrupt. For applications that use sep-
arate software tasks to process ADC data, a common
interrupt vector can cause performance bottlenecks.
The use of the individual pair interrupts can save many
clock cycles compared to using the group interrupt to
process multiple interrupt sources. The individual pair
interrupts support the construction of application
software that is responsive and organized on a task
basis.
Regardless of whether an individual pair interrupt or the
global interrupt are used to respond to an interrupt
request from an ADC conversion, the PxRDY bits in the
ADSTAT register function in the same manner.
The use of the individual pair interrupts also enables
the user to change the interrupt priority of individual
ADC channels (pairs) as compared to the fixed priority
structure of the group interrupt.
NOTE: The use of individual interrupts DOES NOT
affect the priority structure of the ADC with respect
to the order of input pair conversion.
The use of individual interrupts can reduce the problem
of accidently “losing” a pending interrupt while
processing and clearing a current interrupt
16.10 Early Interrupt Generation
The EIE control bit in the ADCON register enables the
generation of the interrupts after completion of the first
conversion instead of waiting for the completion of both
inputs of an input pair. Even though the second input
will still be in the conversion process, the software can
be written to perform some of the computations using
the first data value while the second conversion is
completed.
The user software can be written to account for the 500
nsec conversion period of the second input before
using the second data, or the user can poll the PEND
bit in the ADCPCx register.
The PEND bit remains set until both conversions of a
pair have been completed. The PxRDY bit for the asso-
ciated interrupt is set in the ADSTAT register at the
completion of the first conversion, and remains set until
it is cleared by the user.
© 2006 Microchip Technology Inc.
Individual Pair Interrupts
Preliminary
16.11 Conflict Resolution
If more than one conversion pair request is active at the
same time, the ADC control logic processes the
requests in a top-down manner, starting at analog pair
#0 (AN1/AN0) and ending at analog pair #5 (AN11/
AN10). This is not a “round-robin” process.
16.12 Deliberate Conflicts
If the user specifies the same conversion trigger source
for multiple “conversion pairs”, then the ADC module
functions like other dsPIC30F ADC modules; i.e., it pro-
cesses the requested conversions sequentially (in
pairs) until the sequence has been completed.
16.13 ADC Clock Selection
The ADCS<2:0> bits in the ADCON register specify the
clock divisor value for the ADC clock generation logic.
The input to the ADC clock divisor is the system clock
(240 MHz @ 30 MIPS) when the PLL is operating. This
high-frequency clock provides the needed timing reso-
lution to generate a 24 MHz ADC clock signal required
to process two ADC conversions in 1 microsecond.
16.14 ADC Base Register
It is expected that the user application may have the
ADC module generate 500,000 interrupts per second.
To speed the evaluation of the PxRDY bits in the
ADSTAT register, the ADC module features the read/
write register: ADBASE. When read, the ADBASE reg-
ister provides a sum of the contents of the ADBASE
register plus an encoding of the PxRDY bits set in the
ADSTAT register.
The Least Significant bit of the ADBASE register is
forced to zero, which ensures that all (ADBASE +
PxRDY) results are on instruction boundaries.
The PxRDY bits are binary priority encoded; P0RDY is
the highest priority and P5RDY is the lowest priority.
The encoded priority result is shifted left two bit posi-
tions and added to the contents of the ADBASE regis-
ter. Thus the priority encoding yields addresses that
are on two instruction word boundaries.
The user will typically load the ADBASE register with
the base address of a “Jump” table that contains either
the addresses of the appropriate ISRs or branches to
the appropriate ISR. The encoded PxRDY values are
set up to reserve two instruction words per entry in the
Jump table. It is expected that the user software will
use one instruction word to load an identifier into a W
register, and the other instruction will be a branch to
the appropriate ISR.
Note:
dsPIC30F1010/202X
The ADC module will NOT repeatedly loop
once triggered. Each sequence of
conversions requires a trigger or multiple
triggers.
DS70178C-page 183
Related parts for DSPIC30F2020-30I/SP
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![MA300012](/photos/26/93/269359/ma300012_tmb.jpg)
Part Number:
Description:
MODULE DSPIC30F SAMPLE 64QFP
Manufacturer:
Microchip Technology
Datasheet:
![MA300013](/photos/26/93/269388/ma300013_tmb.jpg)
Part Number:
Description:
MODULE DSPIC30F SAMPLE 80QFP
Manufacturer:
Microchip Technology
Datasheet:
![SW006013](/photos/9/32/93254/sw006013_tmb.jpg)
Part Number:
Description:
MPLAB C Compiler For DsPIC DSCs
Manufacturer:
Microchip Technology
Datasheet:
![DAF30-3](/photos/26/88/268854/daf30_3_tmb.jpg)
Part Number:
Description:
DEVICE ATP FOR ICE4000
Manufacturer:
Microchip Technology
Datasheet:
![DAF30-4](/photos/26/91/269107/daf30_4_tmb.jpg)
Part Number:
Description:
DEVICE ATP FOR ICE4000
Manufacturer:
Microchip Technology
Datasheet:
![DAF30-2](/photos/26/92/269222/daf30_2_tmb.jpg)
Part Number:
Description:
DEVICE ATP FOR ICE4000
Manufacturer:
Microchip Technology
Datasheet:
![MA18F4431](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
MODULE PLUG-IN PIC18F4431
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2020-20E/SO](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, DSC, 16BIT, 12KB 40MHZ, 5.5V, SOIC28
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F3014-20I/PT](/photos/6/82/68251/c04-076_pt_tmb.jpg)
Part Number:
Description:
IC, DSC, 16BIT, 24KB 40MHZ, 5.5V, TQFP44
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F4011-20E/P](/photos/6/61/66192/150-40-dip_tmb.jpg)
Part Number:
Description:
IC, DSC, 16BIT, 48KB, 40MHZ, 5.5V, DIP40
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F4012-20I/SO](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, DSC, 16BIT, 48KB 20MHZ, 5.5V, SOIC28
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F5011-20I/PTG](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, DSC, 16BIT, 66KB, 40MHZ 5.5V TQFP-64
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2012-30I/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC, DSC, 16BIT, 12KB, 40MHZ, 5.5V, QFN28
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2010-30I/SPG](/photos/19/0/190081/42268255_tmb.jpg)
Part Number:
Description:
16BIT 30MIPS DSPIC, 30F2010, DIP28
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F5011-30I/PTG](/photos/19/3/190367/42268274_tmb.jpg)
Part Number:
Description:
16BIT MCU-DSP 30MHZ, SMD, 30F5011
Manufacturer:
Microchip Technology
Datasheet: