ATMEGA128-16MN Atmel, ATMEGA128-16MN Datasheet - Page 25
![MCU AVR 128KB FLASH 16MHZ 64QFN](/photos/12/13/121326/313-64-qfn_sml.jpg)
ATMEGA128-16MN
Manufacturer Part Number
ATMEGA128-16MN
Description
MCU AVR 128KB FLASH 16MHZ 64QFN
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA128-16MN
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
EBI/EMI, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
53
Program Memory Size
128KB (64K x 16)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-MLF®, 64-QFN
Processor Series
ATMEGA128x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
4 KB
3rd Party Development Tools
EWAVR, EWAVR-BL
Development Tools By Supplier
ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
For Use With
ATSTK600 - DEV KIT FOR AVR/AVR32ATSTK501 - ADAPTER KIT FOR 64PIN AVR MCUATSTK500 - PROGRAMMER AVR STARTER KIT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Rev. 2467C-02/02
2467VS–AVR–02/11
12. Added Calibrated RC Oscillator characterization curves in section
13. Updated
14. Added a note regarding usage of Timer/Counter0 combined with the clock. See
1. Corrected Description of Alternate Functions of Port G
2. Added JTAG Version Numbers for rev. F and rev. G
3
4. Corrected
5. Added some Characterization Data in Section
6. Removed Alternative Algortihm for Leaving JTAG Programming Mode.
7. Added Description on How to Access the Extended Fuse Byte Through JTAG Pro-
teristics” on page
More details regarding use of the TWI Power-down operation and using the TWI as master
with low TWBRR values are added into the data sheet. Added the note at the end of the
Rate Generator Unit” on page
on page
“XTAL Divide Control Register – XDIV” on page
Corrected description of TOSC1 and TOSC2 in
Updated Table 100 on page 256.
Added Some Preliminary Test Limits and Characterization Data
Removed some of the TBD's in the following tables and pages:
Table 19 on page
page
See “Leaving Programming Mode” on page 315.
gramming Mode.
See
317.
“Programming the Fuses” on page 317
320,
204.
“Two-wire Serial Interface”
Table 134 on page
“Ordering Information” on page
50,
333.
Table 20 on page
203. Added the description at the end of
323, and Table 136 on page 328.
section.
54,
“DC Characteristics” on page
and
15.
“Alternate Functions of Port G” on page
“Reading the Fuses and Lock Bits” on page
“Typical Characteristics” on page
36.
ATmega128
“Address Match Unit”
“Typical Charac-
318,
Table 131 on
333..
84.
“Bit
25