ATMEGA2560-16CU Atmel, ATMEGA2560-16CU Datasheet - Page 189

• Manufacturer Part Number: ATMEGA2560-16CU
• Description: IC MCU AVR 256K FLASH 100-CBGA
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA2560-16CU

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 86
• Program Memory Size: 256KB (128K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TFBGA
• Processor Series: ATMEGA256x
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 8 KB
• Interface Type: 2-Wire, SPI, USART
• Maximum Clock Frequency: 16 MHz
• Number Of Programmable I/os: 86
• Number Of Timers: 6
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT, ATAVRRZ541, ATAVRRAVEN, ATAVRRZRAVEN
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 16 Channel
• Operating Supply Voltage: 4.5 V to 5.5 V
• For Use With: ATSTK600-TQFP100 - STK600 SOCKET/ADAPTER 100-TQFP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAGATAVRISP2 - PROGRAMMER AVR IN SYSTEMATSTK503 - STARTER KIT AVR EXP MODULE 100PATJTAGICE2 - AVR ON-CHIP D-BUG SYSTEM
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

2549M–AVR–09/10
Table 19-7
rect PWM mode.
Table 19-7.
Note:
• Bits 3, 2 – Res: Reserved Bits
These bits are reserved bits and will always read as zero.
• Bits 1:0 – WGM21:0: Waveform Generation Mode
Combined with the WGM22 bit found in the TCCR2B Register, these bits control the counting
sequence of the counter, the source for maximum (TOP) counter value, and what type of wave-
form generation to be used, see
unit are: Normal mode (counter), Clear Timer on Compare Match (CTC) mode, and two types of
Pulse Width Modulation (PWM) modes (see
Table 19-8.
Notes:
Mode
COM2B1
0
1
2
3
4
5
6
7
0
0
1
1
1. A special case occurs when OCR2B equals TOP and COM2B1 is set. In this case, the Com-
1. MAX= 0xFF.
2. BOTTOM= 0x00.
WGM2
shows the COM2B1:0 bit functionality when the WGM22:0 bits are set to phase cor-
pare Match is ignored, but the set or clear is done at TOP. See
page 179
0
0
0
0
1
1
1
1
Compare Output Mode, Phase Correct PWM Mode
Waveform Generation Mode Bit Description
COM2B0
for more details.
WGM1
0
1
0
1
0
0
1
1
0
0
1
1
WGM0
Table
ATmega640/1280/1281/2560/2561
0
1
0
1
0
1
0
1
Clear OC2B on Compare Match when down-counting.
19-8. Modes of operation supported by the Timer/Counter
Set OC2B on Compare Match when down-counting.
Clear OC2B on Compare Match when up-counting.
Set OC2B on Compare Match when up-counting.
Timer/Counter
Normal port operation, OC2B disconnected.
PWM, Phase
PWM, Phase
Operation
Fast PWM
Fast PWM
Reserved
Reserved
“Modes of Operation” on page
Mode of
Normal
Correct
Correct
CTC
Description
Reserved.
OCRA
OCRA
OCRA
0xFF
0xFF
0xFF
TOP
–
–
(1)
“Phase Correct PWM Mode” on
Update of
Immediate
Immediate
BOTTOM
BOTTOM
OCRx at
TOP
TOP
–
–
176).
Set on
TOV Flag
BOTTOM
BOTTOM
MAX
MAX
MAX
TOP
–
–
(1)(2)
189