ST10F272M-4TR3 STMicroelectronics, ST10F272M-4TR3 Datasheet - Page 83

no-image

ST10F272M-4TR3

Manufacturer Part Number
ST10F272M-4TR3
Description
MCU 16BIT 256K FLASH 144-LQFP
Manufacturer
STMicroelectronics
Series
ST10r
Datasheet

Specifications of ST10F272M-4TR3

Core Processor
ST10
Core Size
16-Bit
Speed
40MHz
Connectivity
ASC, CAN, EBI/EMI, I²C, SSC, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
111
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 24x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
144-MQFP, 144-PQFP
Processor Series
ST10F27x
Core
ST10
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10F272M-4TR3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F272M-4TR3
Manufacturer:
ST
0
ST10F272M
20.3
Figure 20. Asynchronous hardware reset (EA = 0)
1. Longer than port0 settling time + PLL synchronization (if needed, that is P0(15:13) changed).
2. 3 to 8 TCL depending on clock source selection.
Exit from asynchronous reset state
When the RSTIN pin is pulled high, the device restarts: As already mentioned, if internal
Flash is used, the restarting occurs after the embedded Flash initialization routine is
completed. The system configuration is latched from Port0: ALE, RD and WR/WRL pins are
driven to their inactive level. The ST10F272M starts program execution from memory
location 00'0000h in code segment 0. This starting location will typically point to the general
initialization routine. The timings of asynchronous hardware reset sequence are
summarized in
Synchronous reset (warm reset)
A synchronous reset is triggered when RSTIN pin is pulled low while RPD pin is at high
level. In order to properly activate the internal reset logic of the device, the RSTIN pin must
be held low, at least, during 4 TCL (two periods of CPU clock): Refer also to
details on minimum reset pulse duration. The I/O pins are set to high impedance and
RSTOUT pin is driven low. After RSTIN level is detected, a short duration of a maximum of
12 TCL (six periods of CPU clock) elapses, during which pending internal hold states are
cancelled and the current internal access cycle if any is completed. External bus cycle is
aborted. The internal pull-down of RSTIN pin is activated if bit BDRSTEN of SYSCON
register was previously set by software. Note that this bit is always cleared on power-on or
after a reset sequence.
Longer than 500 ns to take account input filter on RSTIN pin.
(after filter)
P0[15:13]
RSTF
P0[12:2]
P0[1:0]
RSTIN
RPD
RST
ALE
Figure 19
Not transparent
Not transparent
and
Figure
≤ 500ns
≥ 50ns
20.
Not transparent
Transparent
Transparent
(1)
system start-up configuration
Latching point of port0 for
≤ 500 ns
≥ 50 ns
3..4 TCL
3..8 TCL
(2)
Not t.
Not t.
Not t.
8 TCL
Section 20.1
System reset
83/176
for

Related parts for ST10F272M-4TR3