R5F21294SNSP#U0 Renesas Electronics America, R5F21294SNSP#U0 Datasheet - Page 253

• Manufacturer Part Number: R5F21294SNSP#U0
• Description: MCU 3/5V 16K+2K 20PIN-SSOP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/R8C/Tiny/29r

Specifications of R5F21294SNSP#U0

• Core Processor: R8C
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: LED, POR, Voltage Detect, WDT
• Number Of I /o: 13
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 20-SSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/28 Group, R8C/29 Group
Rev.2.10
REJ09B0279-0210
Figure 15.4
UARTi Bit Rate Register (i = 0 or 1)
UARTi Transmit/Receive Mode Register (i = 0 or 1)
b7
NOTES:
b7 b6 b5 b4
NOTES:
0
1.
2.
3.
1.
2.
3. Set bit 3 in the U1MR register to 0.
Write to this register w hile the serial I/O is neither transmitting nor receiving.
Use the MOV instruction to w rite to this register.
After setting the CLK0 to CLK1 bits of the UiC0 register, w rite to the UiBRG register.
Set the PD1_6 bit in the PD1 register to 0 (input).
Do not set bits SMD2 to SMD0 in the U1MR register to any values other than 000b, 100b, 101b, and 110b.
Sep 26, 2008
b3 b2 b1
Registers U0BRG to U1BRG and U0MR to U1MR
b0
b0
Assuming the set value is n, UiBRG divides the count source by n+1
Bit Symbol
Symbol
U0BRG
U1BRG
Symbol
CKDIR
U0MR
U1MR
SMD0
SMD1
SMD2
PRYE
STPS
PRY
(b7)
Page 234 of 441
—
Serial I/O mode select bits
Internal/external clock select
bit
Stop bit length select bit
Odd/even parity select bit
Parity enable bit
Reserved bit
(3)
(1, 2, 3)
Address
Bit Name
00A0h
00A8h
Function
Address
00A1h
00A9h
(2)
b2 b1 b0
0 0 0 : Serial interface disabled
0 0 1 : Clock synchronous serial I/O mode
1 0 0 : UART mode transfer data 7 bits long
1 0 1 : UART mode transfer data 8 bits long
1 1 0 : UART mode transfer data 9 bits long
Other than above : Do not set.
0 : Internal clock
1 : External clock
0 : 1 stop bit
1 : 2 stop bits
Enable w hen PRYE = 1
0 : Odd parity
1 : Even parity
0 : Parity disabled
1 : Parity enabled
Set to 0.
(1)
After Reset
Function
00h
00h
Setting Range
After Reset
00h to FFh
Undefined
Undefined
15. Serial Interface
WO
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW