MC68331CEH25 Freescale Semiconductor, MC68331CEH25 Datasheet - Page 24

IC MCU 32BIT 25MHZ 132-PQFP

MC68331CEH25

Manufacturer Part Number
MC68331CEH25
Description
IC MCU 32BIT 25MHZ 132-PQFP
Manufacturer
Freescale Semiconductor
Series
M683xxr
Datasheets

Specifications of MC68331CEH25

Core Processor
CPU32
Core Size
32-Bit
Speed
25MHz
Connectivity
EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
18
Program Memory Type
ROMless
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
132-QFP
Controller Family/series
68K
No. Of I/o's
18
Cpu Speed
25MHz
No. Of Timers
1
Embedded Interface Type
QSPI, SCI, UART
No. Of Pwm Channels
2
Digital Ic Case Style
PQFP
Rohs Compliant
Yes
Processor Series
M683xx
Core
CPU32
Data Bus Width
32 bit
Data Ram Size
80 B
Interface Type
QSPI, SCI, UART
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
18
Number Of Timers
1
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Eeprom Size
-
Ram Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68331CEH25
Manufacturer:
PANASONIC
Quantity:
2 000
Part Number:
MC68331CEH25
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68331CEH25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
W —Frequency Control (VCO)
X —Frequency Control Bit (Prescale)
Y[5:0] —Frequency Control (Counter)
EDIV —E Clock Divide Rate
SLIMP —Limp Mode Flag
SLOCK —Synthesizer Lock Flag
RSTEN —Reset Enable
STSIM —Stop Mode SIM Clock
STEXT —Stop Mode External Clock
3.4 External Bus Interface
24
When the on-chip clock synthesizer is used, system clock frequency is controlled by the bits in the upper
byte of SYNCR. Bits in the lower byte show status of or control operation of internal and external clocks.
The SYNCR can be read or written only when the CPU is operating at the supervisor privilege level.
This bit controls a prescaler tap in the synthesizer feedback loop. Setting the bit increases the VCO
speed by a factor of four. VCO relock delay is required.
This bit controls a divide by two prescaler that is not in the synthesizer feedback loop. Setting the bit
doubles clock speed without changing the VCO speed. There is no VCO relock delay.
The Y field controls the modulus down counter in the synthesizer feedback loop, causing it to divide by
a value of Y
ECLK is an external M6800 bus clock available on pin ADDR23. Refer to 3.5 Chip Selects for more in-
formation.
When the on-chip synthesizer is used, loss of reference frequency causes SLIMP to be set. The VCO
continues to run using the base control voltage. Maximum limp frequency is maximum specified system
clock frequency. X-bit state affects limp frequency.
The MCU maintains reset state until the synthesizer locks, but SLOCK does not indicate synthesizer
lock status until after the user writes to SYNCR.
The external bus interface (EBI) transfers information between the internal MCU bus and external de-
vices. The external bus has 24 address lines and 16 data lines.
The EBI provides dynamic sizing between 8-bit and 16-bit data accesses. It supports byte, word, and
long-word transfers. Ports are accessed through the use of asynchronous cycles controlled by the data
transfer (SIZ1 and SIZ0) and data size acknowledge pins (DSACK1 and DSACK0). Multiple bus cycles
may be required for a transfer to or from an 8-bit port.
0 = ECLK frequency is system clock divided by 8.
1 = ECLK frequency is system clock divided by 16.
0 = External crystal is VCO reference.
1 = Loss of crystal reference.
0 = VCO is enabled, but has not locked.
1 = VCO has locked on the desired frequency (or system clock is external).
0 = Loss of crystal causes the MCU to operate in limp mode.
1 = Loss of crystal causes system reset.
0 = When LPSTOP is executed, the SIM clock is driven from the crystal oscillator and the VCO is
1 = When LPSTOP is executed, the SIM clock is driven from the VCO.
0 = When LPSTOP is executed, the CLKOUT signal is held negated to conserve power.
1 = When LPSTOP is executed, the CLKOUT signal is driven from the SIM clock, as determined by
turned off to conserve power.
the state of the STSIM bit.
1. Values range from 0 to 63. VCO relock delay is required.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
MC68331TS/D

Related parts for MC68331CEH25