MCF5234CVM150J Freescale Semiconductor, MCF5234CVM150J Datasheet

Page 1

... The MCF523x family is based on the Version 2 ColdFire reduced instruction set computing (RISC) microarchitecture operating at a core frequency 150 MHz and bus frequency MHz. © Freescale Semiconductor, Inc., 2009. All rights reserved. Document Number: MCF5235EC Rev. 4, 08/2009 Contents 1 MCF523x Family Configurations ...

Page 2

... MCF5235, the superset device. MCF523x Integrated Microprocessor Hardware Specification, Rev Table 1. MCF523x Family Configurations MCF5232 MCF5233 x x 16-ch 32- 150 MHz 64 Kbytes — — — — 160 QFP 256 196 MAPBGA MAPBGA MCF5234 MCF5235 x x 16-ch 32- 144 8 Kbytes — 256 256 MAPBGA MAPBGA Freescale Semiconductor ...

Page 3

... PADI) Watchdog Timer SKHA FlexCAN RNGA MDHA Cryptography Modules MCF5235 Block Diagram 3 Features For a detailed feature list see the MCF5235 Reference Manual (MCF5235RM). MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor (To/From SRAM backdoor) INTC0 INTC1 Arbiter UART UART UART ...

Page 4

... MAPBGA MAPBGA N13 T15 T15 P13 T14 T14 P16 P16 N14 R16 R16 K14 M16 M16 J3, J2 J3, J2 K10 P13 P13 B14, C14, B14, C14, B14, C14, D11 A15 A15 Freescale Semiconductor 256 T15 T14 P16 R16 M16 J3, J2 P13 A15 ...

Page 5

... TIP PBUSCTL0 DREQ0 CS[7:4] PCS[7:4] — CS[3:2] PCS[3:2] SD_CS[1:0] CS1 PCS1 — CS0 — — MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor MCF5232 MCF5232 1 160 196 QFP MAPBGA — O 123:115, A12, B12, 112:106, C12, A13, 102:98 B13, B14, C13, C14, ...

Page 6

... D5 C5 — — — C6 B6,B5, A5, — B6,B5, A5 F2, E1, E2, F2, E1, E2, F2, E1, E2, D1, D2, C1, D1, D2, C1, D1, D2, C1, C2, B1, B2, C2, B1, B2, C2, B1, B2, A2, B3, A3, A2, B3, A3, A2, B3, A3, B4, A4, A6, B4, A4, A6, B4, A4, A6 J13 J13 J13 J14 J14 J14 — — — Freescale Semiconductor ...

Page 7

... QSPI_DOUT PQSPI0 — U2TXD PUARTH1 CAN1TX U2RXD PUARTH0 CAN1RX U1CTS PUARTL7 U2CTS U1RTS PUARTL6 U2RTS U1TXD PUARTL5 CAN0TX MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor MCF5232 MCF5232 1 160 196 QFP MAPBGA — I — — — I — — — I — — ...

Page 8

... T11 R11 R11 K9 N13 N13 N14, P14, N14, P14, N14, P14, T13, R13 T13, R13 T13, R13 T12, R12, T12, R12, T12, R12, P12, N12 P12, N12 P12, N12 Freescale Semiconductor 256 A11 J15 J16 P10 R10 N11 T10 P11 T11 ...

Page 9

... PCB impedance (if possible) keeping the trace lengths balanced and short. Then do cross-talk analysis to separate traces with significant parallelism or are otherwise "noisy". Use 6 mils trace and separation. Clocks get extra separation and more precise balancing. MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor MCF5232 MCF5232 1 ...

Page 10

... V, then the sense circuits in the I/O pads cause all pad output drivers should not lead the should track up to 0.9 V, then separate for the completion of ramps with (V ), and Core V DD DDPLL DD, DDPLL V DD Time more than 0.4 V during DDPLL Freescale Semiconductor ( powers ...

Page 11

... Do not connect the trace that connects the oscillator and the ground plane to any other circuit element. This tends to make the oscillator unstable. • Tie XTAL to ground when an external oscillator is clocking the device. MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor powers down before going low by more than 0.4 V during power down or there DDPLL Section 7, “ ...

Page 12

... Mbps Ethernet. The interface mode is selected by R_CNTRL[MII_MODE]. In MII mode, the 802.3 standard defines and the FEC module supports 18 signals. These are shown in Transmit clock Transmit enable Transmit data MCF523x Integrated Microprocessor Hardware Specification, Rev Description Table 4. MII Mode Signal Description MCF523x Pin ETXCLK ETXEN ETXD[3:0] Table 4. Freescale Semiconductor ...

Page 13

... Refer to the M523xEVB evaluation board user’s manual for an example of how to connect an external PHY. Schematics for this board are accessible at the MCF5235 site by navigating to: http://www.freescale.com/coldfire. MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor Table 4. MII Mode (continued) Signal Description ETXER ...

Page 14

... Mechanicals/Pinouts and Part Numbers This section contains drawings showing the pinout and the packaging and mechanical characteristics of the MCF523x devices. See Table 2 MCF523x Integrated Microprocessor Hardware Specification, Rev for a list the signal names and pin locations for each device. Freescale Semiconductor ...

Page 15

... D18 K D17 D16 D10 VDD L D15 D13 D14 D12 VSS D11 MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor QSPI_ QSPI_CS0 U2RXD U2TXD DOUT QSPI_ BS3 QSPI_CS1 U1CTS DIN BS2 BS0 U1RTS U1RXD/ NC VDD BS1 CAN0RX OVDD VSS OVDD SD_CKE TEST ...

Page 16

... Parallelism measurement shall exclude any effect of mark on top surface of package. Millimeters DIM Min Max A 1.25 1.60 A1 0.27 0.47 A2 1.16 REF b 0.45 0.55 D 15.00 BSC E 15.00 BSC e 1.00 BSC S 0.50 BSC 196X Detail K Rotated 90° Clockwise Freescale Semiconductor ...

Page 17

... D9 P D17 D18 D12 D8 R D16 D15 D11 D7 T VSS D14 D10 MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor show pinouts of the MCF5233CVMxxx, MCF5234CVMxxx, and TPUCH0 VDD QSPI_ CLK I2C_SDA/ QSPI_ U2RXD DIN I2C_SCL/ QSPI_ QSPI_ U2TXD DOUT VSS OVDD ...

Page 18

... DDATA3 SD_CS1 DSCLK EN TMS/ DT2IN PST1 RCON DDATA2 VDDPLL BKPT TDO/ PLL_ DT2OUT PST2 DDATA0 DSO TEST TCLK/ RST TDI/DSI PST3 DDATA1 PSTCLK OUT Freescale Semiconductor 15 16 A21 VSS A A20 A19 B A18 A17 C A15 A16 D A12 A13 E A9 VSS F A6 VDD DT3IN ...

Page 19

... D20 D13 D9 N D17 D18 D12 D8 P D16 D15 D11 D7 R VSS D14 D10 MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor TPUCH17/ TPUCH1 TPUCH0 VDD BS1 ETXD1 TPUCH18/ TPUCH19/ TPUCH16/ QSPI_ BS2 ETXD2 ETXD3 ETXD0 CLK I2C_SDA/ TPUCH22/ TPUCH20/ QSPI_ ...

Page 20

... DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. 5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE. MILLIMETERS DIM MIN MAX A 1.25 1.60 A1 0.27 0.47 A2 1.16 REF b 0.40 0.60 D 17.00 BSC E 17.00 BSC e 1.00 BSC S 0.50 BSC Freescale Semiconductor ...

Page 21

... D22 33 D21 34 D20 35 D19 36 D18 37 D17 38 D16 39 VSS 40 Figure 8. MCF5232CABxxx Pinout (160 QFP) MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor Mechanicals/Pinouts and Part Numbers MCF5232 120 A17 119 A16 118 A15 117 A14 116 A13 115 A12 114 OVDD 113 ...

Page 22

... R 0.13 0.30 0.005 0.012 S 31.00 31.40 1.220 1.236 0.13 — 0.005 — T ° ° — 0 — V 31.00 31.40 1.220 1.236 W 0.4 — 0.016 — X 1.60 REF 0.063 REF Y 1.33 REF 0.052 REF Z 1.33 REF 0.052 REF Freescale Semiconductor ° ° 7 ...

Page 23

... Digital Input Voltage Instantaneous Maximum Current Single pin limit (applies to all pins) Operating Temperature Range (Packaged) Storage Temperature Range MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor Table 6. Orderable Part Numbers Package 160 QFP 196 MAPBGA 196 MAPBGA 256 MAPBGA 256 MAPBGA ...

Page 24

... Four layer board (2s2p) and range during instantaneous DD > greater in DD range during DD 256 196 160 MAPBGA MAPBGA QFP θ 1,2 1,2 1 JMA θ 1,2 1,2 1 JMA θ θ Ψ 1,5 1,5 1 102 104 105 j Freescale Semiconductor Unit ° ° ° ° ° ...

Page 25

... Output High Voltage (All input/output and all output pins –5 Output Low Voltage (All input/output and all output pins 5.0mA OL Weak Internal Pull Up Device Current, tested at V MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor ) in °C can be obtained from × Θ ...

Page 26

... DD > greater than I , the injection current may flow out load will shunt current greater than maximum DD Typical Max — — 7 — 7 — 25 — 50 — 135 150 — 100 — — TBD — 1 and could DD Freescale Semiconductor Unit μ ...

Page 27

... Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below f with default MFD/RFD settings. LOR 5 This parameter is guaranteed by characterization before qualification rather than 100% tested. 6 Proper PC board layout procedures must be followed to achieve specifications. MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor Symbol f ref_crystal f ref_ext = 2 × ...

Page 28

... V and variation in DDSYN SSSYN maximum specified value. sys/2 Symbol Min Max Unit MHz sys/2 t — 1/75 cyc t 9 — CVCH t 9 — BKVCH t 0 — CHCII t 0 — BKNCH t 4 — DIVCH t 0 — CHDII Freescale Semiconductor ...

Page 29

... CLKOUT high to chip selects valid B6b CLKOUT high to byte enables (BS[3:0]) valid B6c CLKOUT high to output enable (OE) valid B7 CLKOUT high to control output (BS[3:0], OE) invalid B7a CLKOUT high to chip selects invalid MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor Figure 10. CLKOUT(75MHz) T SETUP Invalid 1.5V Valid ...

Page 30

... BS transitions after the falling edge of CLKOUT transitions after the falling edge of CLKOUT. MCF523x Integrated Microprocessor Hardware Specification, Rev Symbol Address and Attribute Outputs t CHAV t CHAI Data Outputs t CHDOV t CHDOI t CHDOZ Min Max Unit — 1.5 — ns — 1.5 — ns — Freescale Semiconductor ...

Page 31

... Read/write bus timings listed in S0 CLKOUT B6a CSn B8 A[23:0] TSIZ[1: TIP B8 B6c OE (H) R/W B6b BS[3:0] D[31:0] (H) TA TEA (H) Figure 11. Read/Write (Internally Terminated) SRAM Bus Timing MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor Table 12 are shown in Figure 11 B7a B6b Electrical Characteristics Figure 12, and Figure 13 ...

Page 32

... Figure 12 shows a bus cycle terminated by TA showing timings listed in CLKOUT B6a CSn B8 A[23:0] TSIZ[1: TIP B6c OE (H) R/W B6b BS[3:0] D[31:0] TA TEA (H) Figure 12. SRAM Read Bus Cycle Terminated by TA MCF523x Integrated Microprocessor Hardware Specification, Rev B7a B2a B1a Table 12 Freescale Semiconductor ...

Page 33

... SRAM bus cycle terminated by TEA showing timings listed in CLKOUT B6a CSn B8 A[23:0] TSIZ[1: TIP B6c OE (H) R/W B6b BS[3:0] D[31:0] TA (H) TEA Figure 13. SRAM Read Bus Cycle Terminated by TEA MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor B7a B1a B2a Electrical Characteristics Table 12 ...

Page 34

... D3 Column NOP READ NOP Figure 14. SDRAM Read Cycle Table 13. SDRAM Timing Characteristic PALL Symbol Min Max t — 9 CHDAV t — 9 CHDCV t 1.5 — CHDAI t 1.5 — CHDCI t 4 — DDVCH t 1.5 — CHDDI t — 9 CHDDVW t 1.5 — CHDDIW Freescale Semiconductor Unit ...

Page 35

... G1 CLKOUT High to GPIO Output Valid G2 CLKOUT High to GPIO Output Invalid G3 GPIO Input Valid to CLKOUT High G4 CLKOUT High to GPIO Input Invalid 1 GPIO pins include: INT, ETPU, UART, FlexCAN, Timer, DREQn and DACKn pins. MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor NOP ...

Page 36

... Figure 16. GPIO Timing (V = 2 Characteristic levels unless otherwise noted Symbol Min Max t 9 — RVCH t 1.5 — CHRI t 5 — RIVT t — 10 CHROV t 0 — ROVCV t 20 — COS t 0 — COH t — 1 ROICZ Freescale Semiconductor Unit CYC CYC ns t CYC R8 ...

Page 37

... I2C_SCL or I2C_SDA take to reach a high level depends on external signal capacitance and pull-up resistor values. 3 Specified at a nominal 50-pF load. Figure 18 shows timing for the values in MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor 2 C input timing parameters shown in Characteristic = 0 2 ...

Page 38

... ERXCLK (input) ERXD[3:0] (inputs) ERXDV ERXER Figure 19. MII Receive Signal Timing Diagram MCF523x Integrated Microprocessor Hardware Specification, Rev Figure 18 Input/Output Timings Table 18. MII Receive Signal Timing Characteristic Table 18 Min Max Unit 5 — — ns 35% 65% ERXCLK period 35% 65% ERXCLK period M4 Freescale Semiconductor ...

Page 39

... MII asynchronous inputs signal timing. Num M9 ECRS, ECOL minimum pulse width Figure 21 shows MII asynchronous input timings listed in ECRS, ECOL MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor Table 19. MII Transmit Signal Timing Characteristic Table 19 Table 20. MII Async Inputs Signal Timing ...

Page 40

... EMDC (output) EMDIO (output) EMDIO (input) Figure 22. MII Serial Management Channel Timing Diagram MCF523x Integrated Microprocessor Hardware Specification, Rev Characteristic Table M14 M15 M10 M11 M12 M13 Min Max Unit 0 — ns — — — ns 40% 60% MDC period 40% 60% MDC period 21. Freescale Semiconductor ...

Page 41

... QSPI_DIN to QSPI_CLK (Input setup) QS5 QSPI_DIN to QSPI_CLK (Input hold) The values in Table 23 correspond to QS1 QSPI_CS[1:0] QSPI_CLK QSPI_DOUT QS3 QSPI_DIN MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor Characteristic Characteristic Figure 23. QS2 Figure 23. QSPI Timing Electrical Characteristics 0–66 MHz Unit Min Max 3 — ...

Page 42

... Figure 24. Test Clock Input Timing Symbol Min Max Unit f DC 1/4 f JCYC sys — t JCYC CYC t 26 — ns JCW JCRF t 4 — ns BSDST t 26 — ns BSDHT BSDV BSDZ t 4 — ns TAPBST t 10 — ns TAPBHT TDODV TDODZ t 100 — ns TRSTAT t 10 — ns TRSTST J3 Freescale Semiconductor ...

Page 43

... Data Outputs Data Outputs Data Outputs TCLK V IL TDI TMS TDO TDO TDO TCLK TRST MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor Figure 25. Boundary Scan (JTAG) Timing J9 Input Data Valid J11 J12 J11 Figure 26. Test Access Port Timing J14 J13 Figure 27 ...

Page 44

... MCF523x Integrated Microprocessor Hardware Specification, Rev Table 25. Debug AC Timing Specification Characteristic Table 25. DE0 DE1 Figure 28. Real-Time Trace AC Timing Table Figure 29. 150 MHz Units Min Max — 0.5 t cyc 4 — ns 1.5 — — t cyc 1 — t cyc 4 — t cyc 4 — DE2 25. Freescale Semiconductor ...

Page 45

... DSO 8 Documentation Documentation regarding the MCF523x and their development support tools is available from a local Freescale distributor, a Freescale semiconductor sales office, the Freescale Literature Distribution Center, or through the Freescale web address at http://www.freescale.com/coldfire. 9 Document Revision History The below table provides a revision history for this document. ...

Page 46

... Section 7.10.2, “MII Transmit Signal Timing ETXCLK),” as this feature is not supported on this device. to match rest of document. Sequence” first bullet, changed “Use 1 µs” to “Use 1 ms”. Figure 14. Table 6 “Documentation.”. An up-to-date list is Cautions.” 3. Cautions” changed PLLV DD Cautions” Changed V DDPLL Freescale Semiconductor to ...

Page 47

... MCF523x Integrated Microprocessor Hardware Specification, Rev. 4 Freescale Semiconductor Document Revision History 47 ...

Page 48

... Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer ...