PIC18F4431-E/ML Microchip Technology, PIC18F4431-E/ML Datasheet - Page 32
![IC MCU FLASH 8KX16 44QFN](/photos/6/81/68122/150-44-qfn_sml.jpg)
PIC18F4431-E/ML
Manufacturer Part Number
PIC18F4431-E/ML
Description
IC MCU FLASH 8KX16 44QFN
Manufacturer
Microchip Technology
Series
PIC® 18Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16F818-ISO.pdf
(6 pages)
3.PIC18F2331-ISO.pdf
(392 pages)
4.PIC18F2331-ISO.pdf
(8 pages)
5.PIC18F2331-ISO.pdf
(6 pages)
6.PIC18F2331-ISO.pdf
(16 pages)
7.PIC18LF2331-ISO.pdf
(40 pages)
Specifications of PIC18F4431-E/ML
Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, Power Control PWM, QEI, POR, PWM, WDT
Number Of I /o
36
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 9x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
44-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PIC18F2331/2431/4331/4431
TABLE 5-4:
DS30500B-page 32
EBTR3
EBTR2
EBTR1
EBTR0
EBTRB
DEV<2:0>
REV<4:0>
DEV<10:3>
Note 1:
Bit Name
2:
3:
4:
5:
(5)
(5)
Polarity control bits HPOL and LPOL define PWM signal output active and inactive states, PWM states
generated by the fault inputs or PWM manual override.
PWM6 and PWM7 output channels are only available on the PIC18F4X21 devices.
When PWMPIN = 0, PWMEN<2:0> = 101 if device has eight PWM output pins (40 and 44-pin devices)
and PWMEN<2:0> = 100 if the device has six PWM output pins (28-pin device). PWM output polarity is
defined by HPOL and LPOL.
This bit is reserved on PIC18F2X31 devices and should be maintained set (i.e., equal to ‘1’).
For PIC18FX431 devices only.
PIC18FXX31 CONFIGURATION BIT DESCRIPTIONS (CONTINUED)
Configuration
CONFIG7H
CONFIG7L
CONFIG7L
CONFIG7L
CONFIG7L
DEVID1
DEVID1
DEVID2
Words
Table Read Protection bit
1 = Block 3 (003000h-003FFFh) not protected from table reads executed in
0 = Block 3 (003000h-003FFFh) protected from table reads executed in other
Table Read Protection bit
1 = Block 2 (002000h-002FFFh) not protected from table reads executed in
0 = Block 2 (002000h-002FFFh) protected from table reads executed in other
Table Read Protection bit
1 = Block 1 (001000h-001FFFh) not protected from table reads executed in
0 = Block 1 (001000h-001FFFh) protected from table reads executed in other
Table Read Protection bit
1 = Block 0 (000200h-000FFFh) not protected from table reads executed in
0 = Block 0 (000200h-000FFFh) protected from table reads executed in other
Table Read Protection bit
1 = Boot block (000000h-0001FFh) not protected from table reads executed in
0 = Boot block (000000h-0001FFh) protected from table reads executed in
These bits are used with the DEV<10:3> bits in the Device ID Register 2 to
identify the part number.
These bits are used to indicate the device revision.
These bits are used with the DEV<2:0> bits in the Device ID Register 1 to
identify the part number.
Device ID bits
Revision ID bits
Device ID bits
other blocks
blocks
other blocks
blocks
other blocks
blocks
other blocks
blocks
other blocks
other blocks
Description
2010 Microchip Technology Inc.