MC68HC705P6ACDW Freescale Semiconductor, MC68HC705P6ACDW Datasheet - Page 36

no-image

MC68HC705P6ACDW

Manufacturer Part Number
MC68HC705P6ACDW
Description
IC MCU 2.1MHZ 4.5K OTP 28-SOIC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC68HC705P6ACDW

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SIO
Peripherals
POR, WDT
Number Of I /o
21
Program Memory Size
4.5KB (4.5K x 8)
Program Memory Type
OTP
Ram Size
176 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 4x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SOIC (7.5mm Width)
Data Bus Width
8 bit
Data Ram Size
176 B
Maximum Clock Frequency
2.1 MHz
Number Of Programmable I/os
37
Number Of Timers
16 bit
Operating Supply Voltage
3.3 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Lead Free Status / Rohs Status
No RoHS Version Available

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705P6ACDW
Manufacturer:
LT
Quantity:
1 200
Part Number:
MC68HC705P6ACDW
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC705P6ACDW
Manufacturer:
FREESCALE(MOT)
Quantity:
12
Part Number:
MC68HC705P6ACDW
Manufacturer:
FREESCALE(MOT)
Quantity:
10 967
Part Number:
MC68HC705P6ACDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC705P6ACDWE
Manufacturer:
FREESCALE
Quantity:
1 143
Interrupts
5.2.3.3 Output Compare Interrupt
The output compare interrupt is generated by a 16-bit timer as described in
Chapter 8 Capture/Compare
Timer. The output compare interrupt flag is located in register TSR and its corresponding enable bit can
be found in register TCR. The I bit in the CCR must be clear for the output compare interrupt to be
enabled. The interrupt service routine address is specified by the contents of memory locations $1FF8
and $1FF9.
5.2.3.4 Timer Overflow Interrupt
The timer overflow interrupt is generated by the 16-bit timer as described in
Chapter 8 Capture/Compare
Timer. The timer overflow interrupt flag is located in register TSR and its corresponding enable bit can be
found in register TCR. The I bit in the CCR must be clear for the timer overflow interrupt to be enabled.
This internal interrupt will vector to the interrupt service routine located at the address specified by the
contents of memory locations $1FF8 and $1FF9.
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
36
Freescale Semiconductor

Related parts for MC68HC705P6ACDW