MC68HC908MR8CFA Freescale Semiconductor, MC68HC908MR8CFA Datasheet - Page 87

• Manufacturer Part Number: MC68HC908MR8CFA
• Description: IC MCU 8K FLASH 8MHZ PWM 32-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC68HC908MR8CFA

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: SCI
• Peripherals: LVD, POR, PWM
• Number Of I /o: 16
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 7x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

INH
IMM Immediate
DIR
EXT Extended
DD
IX+D Indexed-Direct
*
LSB
Pre-byte for stack pointer indexed instructions
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
MSB
Inherent
Direct
Direct-Direct
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
BRSET0
BRCLR0
BRSET1
BRCLR1
BRSET2
BRCLR2
BRSET3
BRCLR3
BRSET4
BRCLR4
BRSET5
BRCLR5
BRSET6
BRCLR6
BRSET7
BRCLR7
Bit Manipulation
DIR
0
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
BSET0
BCLR0
BSET1
BCLR1
BSET2
BCLR2
BSET3
BCLR3
BSET4
BCLR4
BSET5
BCLR5
BSET6
BCLR6
BSET7
BCLR7
REL Relative
IX
IX1
IX2
IMD
DIX+ Direct-Indexed
DIR
1
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
Indexed, No Offset
Indexed, 8-Bit Offset
Indexed, 16-Bit Offset
Immediate-Direct
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
Branch
BHCC
BHCS
BRA
BRN
BCC
BCS
BNE
BEQ
BMC
BMS
REL
BLS
BPL
BMI
BHI
BIL
BIH
2
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
REL
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
2
3
2
2
2
2
2
2
2
2
3
2
2
2
CBEQ
STHX
DBNZ
COM
NEG
ROR
ASR
ROL
DEC
LSR
LSL
TST
CLR
DIR
INC
3
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
4
5
4
4
4
4
4
4
4
4
5
4
3
3
1
3
1
1
1
3
1
1
1
1
1
2
1
1
3
1
CBEQA
DBNZA
COMA
RORA
NEGA
LSRA
LDHX
ASRA
ROLA
DECA
CLRA
LSLA
INCA
TSTA
SP1 Stack Pointer, 8-Bit Offset
SP2 Stack Pointer, 16-Bit Offset
IX+
IX1+ Indexed, 1-Byte Offset with
MUL
MOV
INH
4
INH
IMM
INH
INH
INH
IMM
INH
INH
INH
INH
INH
INH
INH
INH
DD
INH
1
4
5
1
1
3
1
1
1
1
1
3
1
1
5
1
Indexed, No Offset with
Post Increment
Post Increment
1
3
1
1
1
2
1
1
1
1
1
2
1
1
2
1
CBEQX
Read-Modify-Write
DBNZX
COMX
NEGX
LDHX
RORX
ASRX
ROLX
DECX
CLRX
LSRX
LSLX
INCX
TSTX
MOV
INH
DIV
DIX+
5
INH
IMM
INH
INH
INH
DIR
INH
INH
INH
INH
INH
INH
INH
INH
INH
1
4
7
1
1
4
1
1
1
1
1
3
1
1
4
1
2
3
1
2
2
3
2
2
2
2
2
3
2
2
3
2
CBEQ
CPHX
DBNZ
NEG
COM
ROR
MOV
NSA
LSR
ASR
ROL
DEC
CLR
LSL
INC
TST
IX1
IX1+
6
INH
IX1
IX1
IMM
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IMD
IX1
4
5
3
4
4
3
4
4
4
4
4
5
4
3
4
3
IX1
Table 6-2. Opcode Map
3
4
3
3
3
3
3
3
3
4
3
3
3
CBEQ
DBNZ
COM
ROR
NEG
LSR
ASR
ROL
DEC
CLR
SP1
9E6
LSL
INC
TST
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
5
6
5
5
5
5
5
5
6
5
4
4
5
1
2
1
1
1
2
1
1
1
1
1
2
1
1
2
1
CBEQ
CPHX
DBNZ
COM
MOV
NEG
DAA
ROR
ASR
ROL
DEC
CLR
LSR
LSL
TST
INC
IX+D
IX
7
IX+
INH
DIR
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
3
4
2
3
3
4
3
3
3
3
3
4
3
2
4
2
Low Byte of Opcode in Hexadecimal
1
1
1
1
1
1
1
1
1
1
1
1
1
1
PULA
PSHA
PULX
PSHX
PULH
PSHH
CLRH
STOP
WAIT
RTS
SWI
TAP
TPA
INH
RTI
8
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
7
4
9
2
1
2
2
2
2
2
2
1
1
1
Control
2
2
2
2
1
1
1
1
1
1
1
1
1
1
BGE
NOP
BGT
BLE
TXS
TSX
TAX
CLC
SEC
RSP
TXA
INH
BLT
SEI
CLI
9
*
REL
REL
REL
REL
INH
INH
INH
INH
INH
INH
INH
INH
INH
INH
3
3
3
3
2
2
1
1
1
2
2
1
1
1
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
CMP
EOR
ORA
IMM
SUB
SBC
CPX
AND
LDA
ADC
ADD
BSR
LDX
AIS
AIX
BIT
A
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
IMM
REL
IMM
IMM
2
2
2
2
2
2
2
2
2
2
2
2
4
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
LSB
CMP
SUB
SBC
CPX
AND
LDA
EOR
ADC
ORA
ADD
JMP
LDX
STX
DIR
STA
JSR
BIT
B
0
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
DIR
MSB
3
3
3
3
3
3
3
3
3
3
3
3
2
4
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
BRSET0
SUB
CMP
SBC
CPX
AND
EOR
ADC
ORA
ADD
JMP
EXT
LDA
STA
JSR
LDX
STX
BIT
C
0
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
EXT
DIR
4
4
4
4
4
4
4
4
4
4
4
4
3
5
4
4
5
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
High Byte of Opcode in Hexadecimal
Cycles
Opcode Mnemonic
Number of Bytes / Addressing Mode
Register/Memory
SUB
CMP
SBC
CPX
AND
EOR
ADC
ORA
ADD
LDA
STA
JMP
JSR
LDX
STX
BIT
IX2
D
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
IX2
4
4
4
4
4
4
4
4
4
4
4
4
4
6
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
CMP
AND
EOR
ADC
ORA
ADD
SP2
9ED
SUB
SBC
CPX
LDA
STA
LDX
STX
BIT
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
SP2
5
5
5
5
5
5
5
5
5
5
5
5
5
5
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
CMP
AND
EOR
ADC
ORA
ADD
SUB
SBC
CPX
LDA
STA
JMP
JSR
LDX
STX
IX1
BIT
E
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
IX1
3
3
3
3
3
3
3
3
3
3
3
3
3
5
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
CMP
EOR
ORA
9EE
SUB
SBC
CPX
AND
LDA
ADC
ADD
LDX
STX
SP1
STA
BIT
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
SP1
4
4
4
4
4
4
4
4
4
4
4
4
4
4
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
CMP
SUB
SBC
CPX
AND
LDA
EOR
ADC
ORA
ADD
JMP
LDX
STX
STA
JSR
BIT
IX
F
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
IX
2
2
2
2
2
2
2
2
2
2
2
2
2
4
2
2