C8051F124 Silicon Laboratories Inc, C8051F124 Datasheet - Page 248

no-image

C8051F124

Manufacturer Part Number
C8051F124
Description
IC 8051 MCU 128K FLASH 100TQFP
Manufacturer
Silicon Laboratories Inc
Series
C8051F12xr
Datasheets

Specifications of C8051F124

Core Processor
8051
Core Size
8-Bit
Speed
50MHz
Connectivity
EBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
64
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x8b, 8x12b; D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F124
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F124-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F124-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F124-GQR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
C8051F124R
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
C8051F120/1/2/3/4/5/6/7
C8051F130/1/2/3
248
Bits7–0: P0.[7:0]: Port0 Output Latch Bits.
Note:
Bits7–0: P0MDOUT.[7:0]: Port0 Output Mode Bits.
Note:
P0.7
R/W
R/W
Bit7
Bit7
(Write - Output appears on I/O pins per XBR0, XBR1, and XBR2 Registers)
0: Logic Low Output.
1: Logic High Output (open if corresponding P0MDOUT.n bit = 0).
(Read - Regardless of XBR0, XBR1, and XBR2 Register settings).
0: P0.n pin is logic low.
1: P0.n pin is logic high.
0: Port Pin output mode is configured as Open-Drain.
1: Port Pin output mode is configured as Push-Pull.
P0.7 (/WR), P0.6 (/RD), and P0.5 (ALE) can be driven by the External Data Memory Interface.
See
more information. See also SFR Definition 18.3 for information about configuring the Crossbar
for External Memory accesses.
SDA, SCL, and RX0 (when UART0 is in Mode 0) and RX1 (when UART1 is in Mode 0) are
always configured as Open-Drain when they appear on Port pins.
Section “17. External Data Memory Interface and On-Chip XRAM” on page 219
P0.6
R/W
R/W
Bit6
Bit6
SFR Definition 18.5. P0MDOUT: Port0 Output Mode
P0.5
R/W
R/W
Bit5
Bit5
SFR Definition 18.4. P0: Port0 Data
P0.4
R/W
R/W
Bit4
Bit4
Rev. 1.4
P0.3
R/W
R/W
Bit3
Bit3
P0.2
R/W
R/W
Bit2
Bit2
P0.1
R/W
R/W
Bit1
Bit1
SFR Address:
SFR Address:
SFR Page:
SFR Page:
P0.0
R/W
R/W
Bit0
Bit0
0x80
All Pages
0xA4
F
Addressable
00000000
Reset Value
Reset Value
11111111
Bit
for

Related parts for C8051F124