SX1231IMLTRT Semtech, SX1231IMLTRT Datasheet - Page 29

• Manufacturer Part Number: SX1231IMLTRT
• Description: IC 433/868/915MHZ TXRX 24-QFN
• Manufacturer: Semtech

Specifications of SX1231IMLTRT

• Frequency: 433MHz, 868MHz, 915MHz
• Data Rate - Maximum: 300kbps
• Modulation Or Protocol: FSK, GFSK, GMSK, MSK, OOK
• Applications: AMR, Home Automation, Security
• Power - Output: 13dBm
• Sensitivity: -118dBm
• Voltage - Supply: 1.8 V ~ 3.6 V
• Current - Receiving: 16mA
• Current - Transmitting: 95mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 24-QFN
• Transmitting Current: 95mA
• Data Rate: 300Kbps
• Rf Ic Case Style: QFN
• No. Of Pins: 24
• Supply Voltage Range: 1.8V To 3.6V
• Operating Temperature Range: -40°C To +85°C
• Receiving Current: 16mA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Lead Free Status / Rohs Status: Compliant
• Other names: SX1231IMLTR

3.5.12. Bit Synchronizer
The Bit Synchronizer is a block that provides a clean and synchronized digital output, free of glitches. Its output is made
available on pin DIO1/DCLK in Continuous mode and can be disabled through register settings. However, for optimum
receiver performance its use when running Continuous mode is strongly advised.
The Bit Synchronizer is automatically activated in Packet mode. Its bit rate is controlled by BitRateMsb and BitRateLsb in
RegBitrate.
To ensure correct operation of the Bit Synchronizer, the following conditions have to be satisfied:
Notes - If the Bit Rates of transmitter and receiver are known to be the same, the SX1231 will be able to receive an infinite
3.5.13. Frequency Error Indicator
This function provides information about the frequency error of the local oscillator (LO) compared with the carrier frequency
of a modulated signal at the input of the receiver. When the FEI block is launched, the frequency error is measured and the
Rev 3 - April 2010
ADVANCED COMMUNICATIONS & SENSING
A preamble (0x55 or 0xAA) of 12 bits is required for synchronization (from the RxReady interrupt)
The subsequent payload bit stream must have at least one transition form '0' to '1' or '1' to '0 every 16 bits during data
transmission
The bit rate matching between the transmitter and the receiver must be better than 6.5 %.
unbalanced sequence (all “0s” or all ”1s”) with no restriction.
- If there is a difference in Bit Rate between Tx and Rx, the amount of adjacent bits at the same level that the
BitSync can withstand can be estimated as follows:
- This implies approximately 6 consecutive unbalanced bytes when the Bit Rate precision is 1%, which is easily
achievable (crystal tolerance is in the range of 50 to 100 ppm).
DCLK in continuous
Raw demodulator
To pin DATA and
BitSync Output
(FSK or OOK)
output
mode
Figure 11. Bit Synchronizer Description
DATA
DCLK
Page 29
DATASHEET
www.semtech.com
SX1231