ATA5429-PLSW Atmel, ATA5429-PLSW Datasheet - Page 90
![IC TXRX ASK/FSK 915MHZ 48QFN](/photos/7/34/73471/48-vqfn-6_543-5130_01-4_sml.jpg)
ATA5429-PLSW
Manufacturer Part Number
ATA5429-PLSW
Description
IC TXRX ASK/FSK 915MHZ 48QFN
Manufacturer
Atmel
Specifications of ATA5429-PLSW
Frequency
915MHz
Data Rate - Maximum
20kbps
Modulation Or Protocol
ASK, FSK
Applications
Alarm, ISM, Telemetry
Power - Output
5dBm
Sensitivity
-112.5dBm
Voltage - Supply
2.4 V ~ 3.6 V or 4.4 V ~ 6.6 V
Current - Receiving
10.5mA
Current - Transmitting
10mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Product Depth (mm)
7mm
Product Height (mm)
0.9mm
Product Length (mm)
7mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Memory Size
-
Lead Free Status / Rohs Status
Compliant
15. Electrical Characteristics: Base-station Application (5V) (Continued)
All parameters refer to GND and are valid for T
f
90
RF
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
11.12
11.13
11.14
11.15
No.
= 315 MHz/345 MHz/433.92 MHz/868.3 MHz/915 MHz unless otherwise specified.
Parameters
Current in RX_Polling_Mode on pin VS2 and VAUX
Supply current in RX
polling mode
Current in TX mode
on pin VS2 and VAUX
Supply current in
TX mode
ATA5423/ATA5425/ATA5428/ATA5429
I
P
=
I
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- -
IDLE_VS2,VAUX
T
SLEEP
Test Conditions
CLK enabled
V
CLK disabled
V
V
I
P
315 MHz/5dBm
315 MHz/10dBm
345 MHz/5dBm
345 MHz/10dBm
433.92 MHz/5dBm
433.92 MHz/10dBm
868.3 MHz/10dBm
868.3 MHz/10dBm
915 MHz/5dBm
915 MHz/10dBm
CLK enabled
V
CLK disabled
V
VSOUT
out
VSOUT
VSOUT
VSOUT
VSOUT
VSOUT
= 5dBm/10dBm
+
= 0
I
enabled
enabled
disabled
enabled
enabled
Startup_PLL_VS2,VAUX
T
amb
Sleep
= 25°C, V
+
T
Startup_PLL
VS2
22, 27
17, 19
22, 27
Pin
17,
19,
17,
19,
= 5.0V. Application according to
T
+
Startup_PLL
T
Startup_Sig_Proc
I
TX_VS2_VAUX
Symbol
I
I
S_Poll
S_TX
+
I
RX_VS2,VAUX
+
T
Bitcheck
Min.
I
S_TX
Figure 2.2 on page 8
T
Startup_Sig_Proc
I
Typ.
10.7
16.2
10.8
16.3
10.9
16.3
11.6
17.8
12.3
20.0
S_TX
I
S_Poll
= I
TX_VS2_VAUX
I
= I
S_Poll
= I
I
TX_VS2_VAUX
S_Poll
P
Max.
13.9
21.0
14.0
21.2
14.0
21.0
15.0
23.0
16.0
26.0
= I
+ I
P
+
VSINT
= I
+ I
T
+ I
P
Bitcheck
EXT
VSINT
+ I
+ I
Unit
mA
4841D–WIRE–10/07
EXT
EXT
+ I
EXT
Type*
B