AD5235BRU25-RL7 Analog Devices Inc, AD5235BRU25-RL7 Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD5235BRU25-RL7
Manufacturer Part Number
AD5235BRU25-RL7
Description
IC DGTL POT DUAL 1024POS 16TSSOP
Manufacturer
Analog Devices Inc
Specifications of AD5235BRU25-RL7
Rohs Status
RoHS non-compliant
Taps
1024
Resistance (ohms)
25K
Number Of Circuits
2
Temperature Coefficient
35 ppm/°C Typical
Memory Type
Non-Volatile
Interface
4-Wire SPI Serial
Voltage - Supply
3 V ~ 5.5 V, ±2.25 V ~ 2.75 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-TSSOP (0.173", 4.40mm Width)
Number Of Elements
2
# Of Taps
1024
Resistance (max)
25KOhm
Power Supply Requirement
Single/Dual
Interface Type
Serial (4-Wire/SPI)
Single Supply Voltage (typ)
3.3/5V
Dual Supply Voltage (typ)
±2.5V
Single Supply Voltage (min)
3V
Single Supply Voltage (max)
5.5V
Dual Supply Voltage (min)
±2.25V
Dual Supply Voltage (max)
±2.75V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
16
Lead Free Status / RoHS Status
Not Compliant
Other names
AD5235BRU25-RL7
AD5235BRU25-RL7TR
AD5235BRU25-RL7TR
AD5235
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 4. Pin Function Descriptions
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Mnemonic
CLK
SDI
SDO
GND
V
A1
W1
B1
B2
W2
A2
V
WP
PR
CS
RDY
SS
DD
Description
Serial Input Register Clock. Shifts in one bit at a time on positive clock edges.
Serial Data Input. Shifts in one bit at a time on positive clock CLK edges. MSB loads first.
Serial Data Output. Serves readback and daisy-chain functions. Command 9 and Command 10 activate the SDO
output for the readback function, delayed by 24 or 25 clock pulses, depending on the clock polarity before and
after the data-word (see Figure 2 and Figure 3). In other commands, the SDO shifts out the previously loaded SDI
bit pattern, delayed by 24 or 25 clock pulses depending on the clock polarity (see Figure 2 and Figure 3). This
previously shifted out SDI can be used for daisy-chaining multiple devices. Whenever SDO is used, a pull-up
resistor in the range of 1 kΩ to 10 kΩ is needed.
Ground Pin, Logic Ground Reference.
Negative Supply. Connect to 0 V for single-supply applications. If V
35 mA for 30 ms when storing data to EEMEM.
Terminal A of RDAC1.
Wiper terminal of RDAC1. ADDR (RDAC1) = 0x0.
Terminal B of RDAC1.
Terminal B of RDAC2.
Wiper terminal of RDAC2. ADDR (RDAC2) = 0x1.
Terminal A of RDAC2.
Positive Power Supply.
Optional Write Protect. When active low, WP prevents any changes to the present contents, except PR strobe.
CMD_1 and COMD_8 refresh the RDAC register from EEMEM. Execute a NOP instruction before returning to WP
high. Tie WP to V
Optional Hardware Override Preset. Refreshes the scratchpad register with current contents of the EEMEM
register. Factory default loads midscale 512
at the logic high transition. Tie PR to V
Serial Register Chip Select Active Low. Serial register operation takes place when CS returns to logic high.
Ready. Active high open-drain output. Identifies completion of Instruction 2, Instruction 3, Instruction 8,
Instruction 9, Instruction 10, and PR.
DD
, if not used.
GND
SDO
CLK
V
SDI
W1
A1
B1
SS
Figure 4. Pin Configuration
1
4
5
2
3
6
7
8
Rev. C | Page 8 of 28
DD
(Not to Scale)
, if not used.
AD5235
TOP VIEW
10
until EEMEM is loaded with a new value by the user. PR is activated
16
14
15
13
12
11
10
9
RDY
CS
PR
WP
V
A2
W2
B2
DD
SS
is used in dual supply, it must be able to sink