XC4VLX40-10FF1148I Xilinx Inc, XC4VLX40-10FF1148I Datasheet - Page 16
![no-image](/images/no-image-200.jpg)
XC4VLX40-10FF1148I
Manufacturer Part Number
XC4VLX40-10FF1148I
Description
IC FPGA VIRTEX-4LX 1148FFBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r
Specifications of XC4VLX40-10FF1148I
Number Of Logic Elements/cells
41472
Number Of Labs/clbs
4608
Total Ram Bits
1769472
Number Of I /o
640
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1148-BBGA, FCBGA
Package
1148FCBGA
Family Name
Virtex®-4
Device Logic Units
41472
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
640
Ram Bits
1769472
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC4VLX40-10FF1148I
Manufacturer:
XC
Quantity:
1 238
Company:
Part Number:
XC4VLX40-10FF1148I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Table 22: Processor Block APU Interface Switching Characteristics
RocketIO Switching Characteristics
Consult the
Table 23: Maximum RocketIO Transceiver Performance
Table 24: RocketIO Reference Clock Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
Notes:
1.
2.
3.
Setup and Hold Relative to Clock (CPMDFCMCLOCK)
Clock to Out
RocketIO Transceiver
Reference Clock frequency range
GREFCLK Reference Clock frequency range
Reference Clock frequency tolerance
Reference Clock rise time
Reference Clock fall time
Reference Clock duty cycle
Reference Clock total jitter, peak-peak
Clock recovery frequency acquisition time
Spread Spectrum Clocking
APU bus control inputs
APU bus data inputs
APU bus control outputs
APU bus data outputs
MGTCLK input can be used for all serial bit rates. GREFCLK can be used for serial bit rates up to 1 Gb/s.
Measured at the package pin. For serial rates equal to or above 1 Gb/s, MGTCLK must be used. UI = Unit Interval.
Tested with synchronous reference clock.
Virtex-4 RocketIO Multi-Gigabit Transceiver User Guide
Description
Description
80%
20%
(3)
Description
T
(1)
FCLK
(2)
Figure 3: Reference Clock Timing Parameters
(1)
F
Symbol
T
GREFCLK
F
T
F
T
T
T
DCREF
GCLK
GTOL
LOCK
RCLK
FCLK
GJTT
T
T
T
T
T
T
PPCDCK
PPCCKD
PPCDCK
PPCCKD
PPCCKO
PPCCKO
T
www.xilinx.com
RCLK
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
CLK
CLK
CLK
20% – 80%
20% – 80%
CLK
CLK
Initial lock of the PLL from
startup (programmable)
0% to –0.5%
Symbol
_DCDCREN
_DCDCREN
_RESULT
_RESULT
_APUFCMDEC
_RADATA
Conditions
for further information.
-12
6.5
0.33
0.20
0.61
0.20
1.53
1.53
-12
Speed Grade
Speed Grade
DS302_04_031708
-11
6.5
–350
Min
106
106
106
45
30
0.36
0.20
0.67
0.20
1.75
1.75
-11
-11/-12 Speed Grades
All Speed Grades
-10 Speed Grade
Typ
1
3.125
-10
0.42
0.23
0.78
0.23
2.00
2.00
-10
+350
Max
400
644
320
400
400
55
40
33
ns, Max
ns, Max
ns, Min
ns, Min
Units
Units
Units
Gb/s
MHz
MHz
MHz
ppm
kHz
ms
ps
ps
ps
%
16