LFE2M20SE-5FN256C Lattice, LFE2M20SE-5FN256C Datasheet - Page 385

• Manufacturer Part Number: LFE2M20SE-5FN256C
• Description: FPGA - Field Programmable Gate Array 19K LUTs 140 I/O S-Ser SERDES DSP -5
• Manufacturer: Lattice

Specifications of LFE2M20SE-5FN256C

• Number Of Macrocells: 19000
• Maximum Operating Frequency: 311 MHz
• Number Of Programmable I/os: 140
• Data Ram Size: 1246208
• Supply Voltage (max): 1.26 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.14 V
• Package / Case: FPBGA-256
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

www.latticesemi.com
© 2006 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
September 2006
For Further Information
A variety of technical notes for the LatticeECP2/M family are available on the Lattice web site at www.latticesemi.com.
For further information about interface standards refer to the following web sites:
• TN1124,
• TN1102,
• TN1103,
• TN1104,
• TN1105,
• TN1106,
• TN1107,
• TN1108,
• TN1109,
• TN1113,
• TN1162,
• JEDEC Standards (LVTTL, LVCMOS, SSTL, HSTL): www.jedec.org
• PCI: www.pcisig.com
LatticeECP2M SERDES/PCS Usage Guide
LatticeECP2/M sysIO Usage Guide
LatticeECP2/M sysCLOCK PLL Design and Usage Guide
LatticeECP2/M Memory Usage Guide
LatticeECP2/M High-Speed I/O Interface
Power Estimation and Management for LatticeECP2/M Devices
LatticeECP2/M sysDSP Usage Guide
LatticeECP2/M sysCONFIG Usage Guide
LatticeECP2/M Configuration Encryption Usage Guide
LatticeECP2/M Soft Error Detection (SED) Usage Guide
LatticeECP2/M Hardware Checklist
LatticeECP2/M Family Data Sheet
6-1
Supplemental Information
DS1006
Data Sheet DS1006
Further Info_01.0