XC3S1400AN-4FGG484C Xilinx Inc, XC3S1400AN-4FGG484C Datasheet - Page 82
![no-image](/images/no-image-200.jpg)
XC3S1400AN-4FGG484C
Manufacturer Part Number
XC3S1400AN-4FGG484C
Description
IC FPGA SPARTAN-3AN 484FPGA
Manufacturer
Xilinx Inc
Series
Spartan™-3ANr
Specifications of XC3S1400AN-4FGG484C
Number Of Logic Elements/cells
25344
Number Of Labs/clbs
2816
Total Ram Bits
589824
Number Of I /o
372
Number Of Gates
1400000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-BBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S1400AN-4FGG484C
Manufacturer:
FREESCALE
Quantity:
902
Chapter 8: Sector-Based Program/Erase Protection
Table 8-14: Sector Lockdown Register Read Command Sequence
82
MOSI
MISO
Pin
Command
Byte 1
0x35
Four-byte Command Sequence
Sector Lockdown Register Read
Byte 2
XX
Table 8-13: Sector 0a and Sector 0b Lockdown Settings (Byte 0 in
The FPGA application can read the
in the memory array, if any, are permanently locked down.
To read the Sector Lockdown Register contents, issue the Sector Lockdown Register Read
command sequence. The FPGA application must perform the following actions using the
SPI_ACCESS design primitive.
•
•
•
•
Sectors 0a and 0b unlocked
Sector 0a locked down
Sector 0b locked down
Both Sector 0a and Sector 0b
locked down
Don’t Care
Byte 3
Drive CSB Low while CLK is High or on the rising edge of CLK.
On the falling edge of CLK, serially clock in the four-byte Sector Lockdown Register
Read command sequence shown in
each byte first. The last 3 bytes are dummy bytes.
After clocking in the last bit of the command sequence, read the Sector Lockdown
Register contents on the MISO pin.
♦
After clocking the last data bit to read the register, drive the CSB pin High.
XX
Sector Function
The number of bytes depends on the Spartan-3AN FPGA, as highlighted in
Table 8-14
-
-
-
-
-
The first data byte corresponds to Sector 0, the second data byte to Sector 1,
and so on.
The XC3S50AN FPGA provides four bytes.
The XC3S200AN and the XC3S400AN FPGAs each provide 8 bytes.
The XC3S700AN and the XC3S1400AN FPGAs provide 16 bytes.
If the FPGA application reads more than required number of bytes from the
Sector Lockdown Register, any additional data provided on the MISO pin is
undefined.
Byte 4
XX
and
Sector 0
Byte 5
Sector Lockdown Register Value (byte location corresponds to sector)
Table 8-3, page
XX
www.xilinx.com
XC3S50AN (4 bytes)
XC3S200AN, XC3S400AN (8 bytes)
Sector 1
Byte 6
Sector 0a
XX
7
0
1
0
1
Sector Lockdown Register
XC3S700AN, XC3S1400AN (16 bytes)
75.
Table 8-14
6
0
1
0
1
Sector 2
Byte 7
Spartan-3AN FPGA In-System Flash User Guide
XX
Sector 0b
5
0
0
1
1
on the MOSI pin, most-significant bit of
Sector 3
Byte 8
4
0
0
1
1
XX
3
0
0
0
0
UG333 (v2.1) January 15, 2009
to determine which sectors
...
...
...
Unused
2
0
0
0
0
Byte 12
Sector 7
XX
1
0
0
0
0
Table
0
...
...
...
0
0
0
0
8-12)
Sector 15
Byte 20
Value
0x00
0xC0
0x30
0xF0
Hex
XX
R