PC28F640P30B85D NUMONYX, PC28F640P30B85D Datasheet - Page 32
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
PC28F640P30B85D
Manufacturer Part Number
PC28F640P30B85D
Description
IC FLASH 64MBIT 85NS 64EZBGA
Manufacturer
NUMONYX
Series
StrataFlash™r
Datasheet
1.RD48F4400P0VBQEJ.pdf
(97 pages)
Specifications of PC28F640P30B85D
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
64M (4M x 16)
Speed
85ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 2 V
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
883222
883222TR
883222TR
PC28F640P30B85 S L9M2
PC28F640P30B85DTR
883222TR
883222TR
PC28F640P30B85 S L9M2
PC28F640P30B85DTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PC28F640P30B85D
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Table 16: BEFP Considerations
Note:
1.
2.
3.
8.4.2
Note:
8.4.3
Caution:
Datasheet
32
Cycling
Programming blocks
Suspend
Programming the flash
memory array
Parameter/Issue
Some degradation in performance may occur if this limit is exceeded, but the internal algorithm continues to work
properly.
If the internal address counter increments beyond the block's maximum address, addressing wraps around to the
beginning of the block.
If the number of words is less than 32, remaining locations must be filled with 0xFFFF.
Status Register data. Do not issue the Read Status Register command; it will be interpreted
as data to be loaded into the buffer.
Reading from the device after the BEFP Setup and Confirm command sequence outputs
BEFP Setup Phase
After receiving the BEFP Setup and Confirm command sequence, Status Register bit
SR[7] (Ready) is cleared, indicating that the WSM is busy with BEFP algorithm startup.
A delay before checking SR[7] is required to allow the WSM enough time to perform all
of its setups and checks (Block-Lock status, V
SR[4] is set and BEFP operation terminates. If the block was found to be locked, SR[1]
is also set. SR[3] is set if the error occurred due to an incorrect V
BEFP Program/Verify Phase
After the BEFP Setup Phase has completed, the host programming system must check
SR[7,0] to determine the availability of the write buffer for data streaming. SR[7]
cleared indicates the device is busy and the BEFP program/verify phase is activated.
SR[0] indicates the write buffer is available.
Two basic sequences repeat in this phase: loading of the write buffer, followed by buffer
data programming to the array. For BEFP, the count value for buffer loading is always
the maximum buffer size of 32 words. During the buffer-loading sequence, data is
stored to sequential buffer locations starting at address 0x00. Programming of the
buffer contents to the flash memory array starts as soon as the buffer is full. If the
number of words is less than 32, the remaining buffer locations must be filled with 0xFFFF.
The buffer must be completely filled for programming to occur. Supplying an
address outside of the current block's range during a buffer-fill sequence
causes the algorithm to exit immediately. Any data previously loaded into the
buffer during the fill cycle is not programmed into the array.
The starting address for data entry must be buffer size aligned, if not the BEFP
algorithm will be aborted and the program fails and (SR[4]) flag will be set.
Data words from the write buffer are directed to sequential memory locations in the
flash memory array; programming continues from where the previous buffer sequence
ended. The host programming system must poll SR[0] to determine when the buffer
program sequence completes. SR[0] cleared indicates that all buffer data has been
transferred to the flash array; SR[0] set indicates that the buffer is not available yet for
the next fill cycle. The host system may check full status for errors at any time, but it is
For optimum performance, cycling must be limited below 100 erase cycles per block.
BEFP programs one block at a time; all buffer data must fall within a single block
BEFP cannot be suspended
Programming to the flash memory array can occur only when the buffer is full.
Requirement
PP
level, etc.). If an error is detected,
PP
level.
1
2
3
August 2008
306666-12
Notes
P30