PC28F640P30B85D NUMONYX, PC28F640P30B85D Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
PC28F640P30B85D
Manufacturer Part Number
PC28F640P30B85D
Description
IC FLASH 64MBIT 85NS 64EZBGA
Manufacturer
NUMONYX
Series
StrataFlash™r
Datasheet
1.RD48F4400P0VBQEJ.pdf
(97 pages)
Specifications of PC28F640P30B85D
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
64M (4M x 16)
Speed
85ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 2 V
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
883222
883222TR
883222TR
PC28F640P30B85 S L9M2
PC28F640P30B85DTR
883222TR
883222TR
PC28F640P30B85 S L9M2
PC28F640P30B85DTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PC28F640P30B85D
Manufacturer:
Micron Technology Inc
Quantity:
10 000
1.3
Table 1:
Table 2:
Datasheet
6
Lower Param Die
Upper Param Die
Lower Param Die
Upper Param Die
Virtual Chip Enable Truth Table for 512 Mb (QUAD+ Package)
Virtual Chip Enable Truth Table for 512 Mb (Easy BGA & TSOP Packages)
The P30 protection register allows unique flash device identification that can be used to
increase system security. The individual Block Lock feature provides zero-latency block
locking and unlocking. In addition, the P30 device also has four pre-defined spaces in
the main array that can be configured as One-Time Programmable (OTP).
Virtual Chip Enable Description
The P30 512Mbit devices employ a Virtual Chip Enable which combines two 256-Mbit
die with a common chip enable, F1-CE# for QUAD+ packages or CE# for Easy BGA and
TSOP packages. (Refer to
(Quad+ package) or A25 (Easy BGA and TSOP packages) is then used to select
between the die pair with F1-CE# / CE# asserted depending upon the package option
used. When chip enable is asserted and QUAD+ A24 (Easy BGA/TSOP A25) is low (
The lower parameter die is selected; when chip enable is asserted and QUAD+ A24
(Easy BGA/TSOP A25) is high (
Table 1
Die Selected
Die Selected
and
Table 2
for additional details.
Figure 9 on page 21
V
IH
), the upper parameter die is selected. Refer to
F1-CE#
CE#
and
L
L
L
L
Figure 10 on page
21). Address A24
A24
A25
H
L
H
L
August 2008
306666-12
V
IL
P30
),