PC28F640P30B85D NUMONYX, PC28F640P30B85D Datasheet - Page 93
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
PC28F640P30B85D
Manufacturer Part Number
PC28F640P30B85D
Description
IC FLASH 64MBIT 85NS 64EZBGA
Manufacturer
NUMONYX
Series
StrataFlash™r
Datasheet
1.RD48F4400P0VBQEJ.pdf
(97 pages)
Specifications of PC28F640P30B85D
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
64M (4M x 16)
Speed
85ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 2 V
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
883222
883222TR
883222TR
PC28F640P30B85 S L9M2
PC28F640P30B85DTR
883222TR
883222TR
PC28F640P30B85 S L9M2
PC28F640P30B85DTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PC28F640P30B85D
Manufacturer:
Micron Technology Inc
Quantity:
10 000
P30
Figure 47: Write State Machine—Next State Table (Sheet 6 of 6)
Notes:
1.
2.
3.
4.
5.
6.
August 2008
Order Number: 306666-12
"Illegal commands" include commands outside of the allowed command set (allowed commands: 40H [pgm], 20H [erase],
etc.)
If a "Read Array" is attempted from a busy partition, the result will be invalid data. The ID and CFI data are located at
different locations in the address map.
1st and 2nd cycles of "2 cycles write commands" must be given to the same partition address, or unexpected results will
occur.
To protect memory contents against erroneous command sequences, there are specific instances in a multi-cycle
command sequence in which the second cycle will be ignored. For example, when the device is program suspended and an
erase setup command (0x20) is given followed by a confirm/resume command (0xD0), the second command will be
ignored because it is unclear whether the user intends to erase the block or resume the program operation.
The Clear Status command only clears the error bits in the status register if the device is not in the following modes: WSM
running (Pgm Busy, Erase Busy, Pgm Busy In Erase Suspend, OTP Busy, BEFP modes).
BEFP writes are only allowed when the status register bit #0 = 0, or else the data is ignored.
BEFP Setup,
BEFP Pgm & Verify
Busy,
Erase Setup,
OTP Setup,
BP: Setup, Load 1,
Load 2, Confirm,
Word Pgm Setup,
Word Pgm Setup in
Erase Susp,
BP Setup, Load1,
Load 2, Confirm in
Erase Suspend
Lock/CR Setup,
Lock/CR Setup in
Erase Susp
OTP Busy
Ready,
Erase Suspend,
BP Suspend
BP Busy,
Word Program
Busy,
Erase Busy,
BP Busy
BP Busy in Erase
Suspend
Word Pgm
Suspend,
Word Pgm Busy in
Erase Suspend,
Pgm Suspend In
Erase Suspend
Current chip state
Output Next State Table
Setup
Status
(C0H)
Read
OTP
(4)
Command Input to Chip and resulting Output Mux Next State
Confirm
Status Read
(01H)
Block
Lock
Output does not change.
(8)
Lock-Down
Confirm
(2FH)
Block
(8)
Status Read
Confirm
Write CR
(03H)
Array
Read
(8)
Block Address
Array Read
(FFFFH)
(?WA0)
Status Read
(all other codes)
Output does not
Illegal Cmds or
BEFP Data
change.
(1)
Output does
not change.
Completes
Operation
WSM
Datasheet
93