ISL62883IRTZ Intersil, ISL62883IRTZ Datasheet
ISL62883IRTZ
Specifications of ISL62883IRTZ
Available stocks
Related parts for ISL62883IRTZ
ISL62883IRTZ Summary of contents
Page 1
... CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas Inc. 2009-2011. All Rights Reserved Intersil (and design trademark owned by Intersil Corporation or one of its subsidiaries. All other trademarks mentioned are the property of their respective owners. ...
Page 2
... Ordering Information PART NUMBER (Notes PART MARKING ISL62883HRTZ 62883 HRTZ ISL62883IRTZ 62883 IRTZ ISL62883BHRTZ 62883 BHRTZ NOTES: 1. Add “-T*” suffix for tape and reel. Please refer to 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations) ...
Page 3
Pin Function Description GND Signal common of the IC. Unless otherwise stated, signals are referenced to the GND pin. PGOOD Power-Good open-drain output indicating when the regulator is able to supply regulated voltage. Pull up externally with a 680Ω resistor ...
Page 4
VSSP2 Current return path for the Phase-2 converter low-side MOSFET gate driver. Connect the VSSP2 pin to the source of the Phase-2 low-side MOSFET through a low impedance path, preferably in parallel with the trace connecting the LGATE2 pin to ...
Page 5
Block Diagram VR_ON MODE PSI# CONTROL DPRSLPVR RBIAS VID0 VID1 VID2 DAC AND VID3 SOFT START VID4 VID5 VID6 Σ RTN FB COMP VW IDROOP IMON IMON ISUM+ CURRENT SENSE ISUM- 5 ISL62883, ISL62883B VIN VSEN ISEN1 ISEN3 ISEN2 PGOOD ...
Page 6
... Recommended Operating Conditions Supply Voltage, VDD . . . . . . . . . . . . . . . . . . . . . +5V ±5% Battery Voltage, VIN . . . . . . . . . . . . . . . . . . . +4.5V to 25V Ambient Temperature ISL62883HRTZ, ISL62883BHRTZ . . . . . . -10°C to +100°C ISL62883IRTZ . . . . . . . . . . . . . . . . . . . -40°C to +100°C Junction Temperature ISL62883HRTZ, ISL62883BHRTZ . . . . . . -10°C to +125°C ISL62883IRTZ . . . . . . . . . . . . . . . . . . . -40°C to +125°C = -40°C to +100° SYMBOL TEST CONDITIONS I VR_ON = 1V VDD ...
Page 7
Electrical Specifications Operating Conditions: VDD = 5V, T noted. Boldface limits apply over the operating temperature range, -40°C to +100°C. (Continued) PARAMETER CHANNEL FREQUENCY Nominal Channel Frequency Adjustment Range AMPLIFIERS Current-Sense Amplifier Input Offset Error Amp DC Gain Error Amp ...
Page 8
Electrical Specifications Operating Conditions: VDD = 5V, T noted. Boldface limits apply over the operating temperature range, -40°C to +100°C. (Continued) PARAMETER LOGIC THRESHOLDS VR_ON Input Low VR_ON Input High VID0-VID6, PSI#, and DPRSLPVR Input Low VID0-VID6, PSI#, and DPRSLPVR ...
Page 9
Gate Driver Timing Diagram PWM t LGFUGR UGATE 1V LGATE ISL62883, ISL62883B UGFLGR FN6891.3 ...
Page 10
Simplified Application Circuits Rbias Rntc o C PGOOD VR_TT# CLK_EN# VID<0:6> PSI# DPRSLPVR VR_ON Rfset Rdroop VCCSENSE VSSSENSE Rimon IMON FIGURE 1. TYPICAL APPLICATION CIRCUIT USING DCR SENSING Rbias Rntc o C PGOOD VR_TT# CLK_EN# VID<0:6> PSI# DPRSLPVR VR_ON Rfset ...
Page 11
... The ISL62883 is a multiphase regulators implementing Intel™ IMVP-6.5™ protocol. It can be programmed for 1 3-phase operation for microprocessor core applications. It uses Intersil patented R Ripple Regulator™) modulator. The R combines the best features of fixed frequency PWM and hysteretic PWM while eliminating many of their shortcomings ...
Page 12
Each slave circuit has its own ripple capacitor C voltage mimics the inductor ripple current amplifier converts the inductor voltage into a current source to charge and discharge C rs turns on its PWM pulse upon receiving the ...
Page 13
VDD 5mV/µs VR_ON 2.5mV/µs VBOOT 90% 800µs DAC 13 SWITCHING CYCLES CLK_EN# PGOOD FIGURE 8. SOFT-START WAVEFORMS VR_ON is tied with the soft-start sequence DD starting 120µs after V crosses the POR threshold DD Voltage Regulation and ...
Page 14
TABLE 1. VID TABLE (Continued) VID6 VID5 VID4 VID3 VID2 VID1 VID0 ...
Page 15
Figure 9 shows the load line implementation. The ISL62883 drives a current source I pin, described by Equation 1. 2xV Cn I ----------------- - = droop R i When using inductor DCR current sensing, a single NTC element is used ...
Page 16
L3 V3p Phase3 Rs ISEN3 INTERNAL V2p Phase2 Rs ISEN2 V1p Phase1 Rs ISEN1 FIGURE 11. DIFFERENTIAL-SENSING CURRENT BALANCING CIRCUIT Sometimes difficult to implement symmetrical ...
Page 17
Since the slave ripple capacitor voltages mimic the 3 inductor currents, R ™ modulator can naturally achieve excellent current balancing during steady state and dynamic operations. Figure 12 shows current balancing performance of the ISL62883 evaluation board with load transient ...
Page 18
When the ISL62883 mode, it will actively drive the output voltage up when the VID changes to a higher value. It’ll resume DE mode operation after reaching the new voltage level. If the load is light enough ...
Page 19
TABLE 4. FAULT PROTECTION SUMMARY FAULT DURATION BEFORE PROTECTION FAULT TYPE PROTECTION Overcurrent 120µs PWM tri-state, Way-Overcurrent <2µs (2.5xOC) Overvoltage 1ms +200mV Undervoltage - 300mV Phase Current Unbalance Overvoltage 1.55V Immediately PWM tri-state, Over-Temperature Current Monitor The ISL62883 provides ...
Page 20
The COMP voltage will fall and hit the clamp voltage when the output voltage overshoots. The ISL62883 will turn off LGATE1 and LGATE2, and tri-state PWM3 when COMP is being clamped. All the low-side MOSFETs ...
Page 21
... A good NTC network can limit the output voltage drift to within 2mV recommended to follow the Intersil evaluation board layout and current-sensing network parameters to minimize engineering time. V (s) also needs to represent real-time I Cn controller to achieve good transient response ...
Page 22
Rntcs Cn Rntc OPTIONAL FIGURE 19. OPTIONAL CIRCUITS FOR RING BACK REDUCTION Figure 18 shows the output voltage ring back problem during load transient response. The load current i fast step change, but the inductor current i accurately ...
Page 23
R DCR ntcnet × × ⎜ ⎟ ------------------------------------------ ------------- ⎜ ⎟ sum ⎝ ⎠ R -------------- - + ntcnet DCR ntcnet × × × I ---- ...
Page 24
... Zout(s)= VID FIGURE 21. VOLTAGE REGULATOR EQUIVALENT CIRCUIT Intersil provides a Microsoft Excel-based spreadsheet to help design the compensator and the current sensing network, so the VR achieves constant output impedance as a stable system. Figure 24 shows a screenshot of the spreadsheet with active droop function is a dual-loop system consisting of a voltage loop and a droop loop which is a current loop ...
Page 25
... Compensation & Current Sensing Network Design for Intersil Multiphase R^3 Regulators for IMVP-6.5 Jia Wei, jwei@intersil.com, 919-405-3605 Attention: 1. "Analysis ToolPak" Add-in is required. To turn on Tools--Add-Ins, and check "Analysis ToolPak" 2. Green cells require user input Operation Parameters Controller Part Number: Phase Number: ...
Page 26
Optional Slew Rate Compensation Circuit For 1-Tick VID Transition Rdroop Rvid Cvid FB Ivid Idroop_vid E/A Σ COMP DAC VDAC X 1 INTERNAL TO IC VID<0:6> Vfb Ivid Vcore Idroop_vid FIGURE 25. OPTIONAL SLEW RATE COMPENSATION CIRCUIT FOR1-TICK VID TRANSITION ...
Page 27
Figure 26 shows the thermal throttling feature with hysteresis. An NTC network is connected between the NTC pin and GND. At low temperature, SW1 is on and SW2 connects to the 1.20V side. The total current flowing out of the ...
Page 28
TABLE 5. LAYOUT CONSIDERATION (Continued) PIN NAME LAYOUT CONSIDERATION 14 ISUM- Place the current sensing circuit in general proximity of the controller. 15 ISUM+ Place C82 very close to the controller. Place NTC thermistors R42 next to Phase- 1 inductor ...
Page 29
VID0 IN VID1 IN VID2 IN VID3 IN VID4 IN D VID5 IN VID6 IN VR_ON IN DPRSLPVR IN CLK_EN# OUT R23 +3.3V IN 1.91K PGOOD OUT PSI# IN +1. PGOOD C 2 PSI# VR_TT# R16 ...
Page 30
Reference Design Bill of Materials QTY REFERENCE VALUE 1 C11 390pF Multilayer Cap, 16V, 10% 1 C12 330pF Multilayer Cap, 16V, 10% 1 C13 1000pF Multilayer Cap, 16V, 10% 1 C15 0.01µF Multilayer Cap, 16V, 10% 3 C16, C22, C26 ...
Page 31
... Driver 1 U6 IMVP-6.5 PWM Controller 31 ISL62883, ISL62883B (Continued) DESCRIPTION MANUFACTURER GENERIC GENERIC GENERIC GENERIC PANASONIC GENERIC GENERIC GENERIC GENERIC INTERSIL INTERSIL PART NUMBER PACKAGE H2511-06040-1/16W1 SM0603 H2511-01R00-1/16W1 SM0603 H2511-01102-1/16W1 SM0603 H2511-02611-1/16W1 SM0603 ERT-J1VR103J SM0603 H2511-07871-1/16W1 SM0603 H2511-08662-1/16W1 SM0603 H2511-03651-1/16W1 SM0805 H2511-03243-1/16W1 ...
Page 32
Typical Performance 12V 19V ...
Page 33
Typical Performance FIGURE 34. SOFT-START 19V VID = 0.95V, Ch1: PHASE1, Ch2 Ch4: PHASE3 FIGURE 36. CLK_EN# DELAY VID = 1.5V, Ch1: PHASE1, Ch2 Ch4: CLK_EN# FIGURE 38. STEADY STATE, ...
Page 34
Typical Performance FIGURE 40. LOAD TRANSIENT RESPONSE WITH OVERSHOOT REDUCTION FUNCTION DISABLED 12V, SV CLARKSFIELD IN CPU TEST CONDITION: VID = 0.95V 12A/51A, di/dt = “FASTEST” 1.9mΩ FIGURE 42. LOAD TRANSIENT RESPONSE WITH ...
Page 35
Typical Performance FIGURE 44. 2-PHASE MODE LOAD INSERTION RESPONSE WITH OVERSHOOT REDUCTION FUNCTION DISABLED, 3-PHASE CONFIGURATION, PSI DPRSLPVR = 12V, IN VID = 0.875V 4A/17A, O di/d = “FASTEST FIGURE 46. PHASE ADDING/DROPPING ...
Page 36
Typical Performance FIGURE 48. VID ON THE FLY, 1.075V/0.875V, 3-PHASE CONFIGURATION, PSI#=1, DPRSLPVR=0, Ch1: PHASE1, Ch2: V Ch3: PHASE2, Ch4: PHASE3 FIGURE 50. VID ON THE FLY, 1.075V/0.875V, 3-PHASE CONFIGURATION, PSI DPRSLPVR = 1, Ch1: PHASE1, Ch2: V ...
Page 37
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries ...
Page 38
Package Outline Drawing L40.5x5 40 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 1, 9/10 5.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW PACKAGE OUTLINE TYPICAL RECOMMENDED LAND PATTERN 38 ISL62883, ISL62883B A B 40X 0.4± ...
Page 39
Package Outline Drawing L48.6x6 48 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 1, 4/07 6.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( 5. 75 TYP ) ( TYPICAL RECOMMENDED LAND PATTERN 39 ISL62883, ...