LFXP2-30E-5FN484C LATTICE SEMICONDUCTOR, LFXP2-30E-5FN484C Datasheet - Page 14
![IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-484](/photos/19/3/190399/4582502_sml.jpg)
LFXP2-30E-5FN484C
Manufacturer Part Number
LFXP2-30E-5FN484C
Description
IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-484
Manufacturer
LATTICE SEMICONDUCTOR
Series
LatticeXP2r
Datasheet
1.LFXP2-5E-5TN144C.pdf
(93 pages)
Specifications of LFXP2-30E-5FN484C
No. Of Logic Blocks
29000
No. Of Macrocells
14500
Family Type
LatticeXP2
No. Of Speed Grades
5
No. Of I/o's
363
Clock Management
PLL
Total Ram Bits
387Kbit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP2-30E-5FN484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Edge Clock Sources
Edge clock resources can be driven from a variety of sources at the same edge. Edge clock resources can be
driven from adjacent edge clock PIOs, primary clock PIOs, PLLs and clock dividers as shown in Figure 2-8.
Figure 2-8. Edge Clock Sources
Note: This diagram shows sources for the XP2-17 device. Smaller LatticeXP2 devices have two GPLLs.
From Routing
From Routing
Sources for left edge clocks
Input
Input
PLL
PLL
Clock
Clock
Input
Input
GPLL
GPLL
CLKOP
CLKOS
CLKOP
CLKOS
Routing
Routing
From
From
Eight Edge Clocks (ECLK)
Two Clocks per Edge
Clock Input
Clock Input
2-11
Clock Input
Clock Input
Routing
Routing
From
From
Sources for top
bottom edge
Sources for
edge clocks
clocks
LatticeXP2 Family Data Sheet
Sources for right edge clocks
CLKOP
CLKOS GPLL
CLKOP
CLKOS GPLL
Architecture
From Routing
From Routing
Clock
Clock
Input
Input
Input
Input
PLL
PLL