M95128-WBN6P STMicroelectronics, M95128-WBN6P Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
M95128-WBN6P
Manufacturer Part Number
M95128-WBN6P
Description
IC, EEPROM, 128KBIT, SERIAL, 10MHZ DIP-8
Manufacturer
STMicroelectronics
Datasheet
1.M95128-WBN6P.pdf
(44 pages)
Specifications of M95128-WBN6P
Memory Size
128Kbit
Memory Configuration
16K X 8
Ic Interface Type
SPI
Clock Frequency
400MHz
Supply Voltage Range
2.5V To 5.5V
Memory Case Style
DIP
No. Of Pins
8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Operating features
4
4.1
12/44
Operating features
Hold condition
The Hold (HOLD) signal is used to pause any serial communications with the device without
resetting the clocking sequence.
During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data
Input (D) and Serial Clock (C) are Don’t Care.
To enter the Hold condition, the device must be selected, with Chip Select (S) low.
Normally, the device is kept selected, for the whole duration of the Hold condition.
Deselecting the device while it is in the Hold condition, has the effect of resetting the state of
the device, and this mechanism can be used if it is required to reset any processes that had
been in progress.
The Hold condition starts when the Hold (HOLD) signal is driven low at the same time as
Serial Clock (C) already being low (as shown in
The Hold condition ends when the Hold (HOLD) signal is driven high at the same time as
Serial Clock (C) already being low.
Figure 4
with Serial Clock (C) being low.
Figure 4.
HOLD
C
also shows what happens if the rising and falling edges are not timed to coincide
Hold condition activation
Doc ID 5798 Rev 13
Condition
Hold
Figure
4).
M95128, M95128-W, M95128-R
Condition
Hold
AI02029D