AD7143ACPZ Analog Devices Inc, AD7143ACPZ Datasheet - Page 16

• Manufacturer Part Number: AD7143ACPZ
• Description: IC, CDC, 16BIT, SMD, LFCSP-16, 7143
• Manufacturer: Analog Devices Inc

Specifications of AD7143ACPZ

• Supply Voltage Range: 2.6V To 3.6V
• Operating Temperature Range: -40°C To +85°C
• Digital Ic Case Style: LFCSP
• No. Of Pins: 16
• Svhc: No SVHC (18-Jun-2010)
• Package / Case: LFCSP
• Base Number: 7143
• Ic Function: Programmable Controller For Capacitance Touch Sensors
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD7143
Low Power Mode CDC Conversion Sequence Time
The frequency of each CDC conversion while operating in the
low power automatic wake-up mode is controlled by using the
LP_CONV_DELAY register located at Address 0x000[3:2], in
addition to the registers listed in Table 8.
This feature provides some flexibility for optimizing the
conversion time to meet system requirements vs. AD7143
power consumption. For example, maximum power savings is
achieved when the LP_CONV_DELAY register is set to 3. With
a setting of 3, the AD7143 automatically wakes up, performing a
conversion every 800 ms.
Table 9. LP_CONV_DELAY Settings
LP_CONV_DELAY Bits
00
01
10
11
with Delay
Delay Between Conversions
200 ms
400 ms
600 ms
800 ms
Rev. 0 | Page 16 of 56
Figure 26 shows a simplified timing example of the low power
CDC conversion time. As shown, the low power CDC
conversion time is set by t
register.
CDC CONVERSION RESULTS
Certain high-resolution sensors require the host to read back
the CDC conversion results for processing. The registers
required for host processing are located in the Bank 3 registers.
The host processes the data readback from these registers using
a software algorithm to determine position information. In
addition to the results registers in the Bank 3 registers, the
AD7143 provides the 16-bit CDC output data directly starting
at Address 0x00B of Bank 1. Reading back the CDC 16-bit
conversion data register allows for customer-specific application
data processing.
CONVERSION
Figure 26. Low Power Mode CDC Conversion Sequence Time
CDC
CONVERSION
SEQUENCE N
t
CONV_FP
t
CONV_LP
CONV_FP
LP_CONV_DELAY
and the LP_CONV_DELAY
SEQUENCE N + 1
CONVERSION