AD7143ACPZ Analog Devices Inc, AD7143ACPZ Datasheet - Page 30

IC, CDC, 16BIT, SMD, LFCSP-16, 7143

AD7143ACPZ

Manufacturer Part Number
AD7143ACPZ
Description
IC, CDC, 16BIT, SMD, LFCSP-16, 7143
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD7143ACPZ

Supply Voltage Range
2.6V To 3.6V
Operating Temperature Range
-40°C To +85°C
Digital Ic Case Style
LFCSP
No. Of Pins
16
Svhc
No SVHC (18-Jun-2010)
Package / Case
LFCSP
Base Number
7143
Ic Function
Programmable Controller For Capacitance Touch Sensors
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7143ACPZ-1
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7143ACPZ-1500RL7
Manufacturer:
NSC
Quantity:
654
Part Number:
AD7143ACPZ-1500RL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD7143
WRITE TRANSACTIONS
WRITE
READ (USING REPEATED START)
SEPARATE READ AND
READ (WRITE TRANSACTION SETS UP REGISTER ADDRESS)
S
S
S
7-BIT DEVICE
7-BIT DEVICE
REPEATED START
7-BIT DEVICE
ADDRESS
ADDRESS
SCLK
ADDRESS
OUTPUT FROM AD7143
OUTPUT FROM MASTER
SDA
START
NOTES
1. A START CONDITION AT THE BEGINNING IS DEFINED AS A HIGH-TO-LOW TRANSITION ON SDA WHILE SCLK REMAINS HIGH.
2. A STOP CONDITION AT THE END IS DEFINED AS A LOW-TO-HIGH TRANSITION ON SDA WHILE SCLK REMAINS HIGH.
3. THE MASTER GENERATES THE ACK AT THE END OF THE READBACK TO SIGNAL THAT IT DOES NOT WANT ADDITIONAL DATA.
4. 7-BIT DEVICE ADDRESS [DEV A6:DEV A0] = [0 1 0 1 1 1 0].
5. 16-BIT REGISTER ADDRESS[A15:A0] = [X, X, X, X, X, X, A9, A8, A7, A6, A5, A4, A3, A2, A1, A0], WHERE THE UPPER LSB Xs ARE DON’T CARE BITS.
6. REGISTER ADDRESS [A15:A8] AND REGISTER ADDRESS [A7:A0] ARE ALWAYS SEPARATED BY LOW ACK BITS.
7. REGISTER DATA [D15:D8] AND REGISTER DATA [D7:D0] ARE ALWAYS SEPARATED BY A LOW ACK BIT.
8. THE R/W BIT IS SET TO A1 TO INDICATE A READBACK OPERATION.
USING
W
W
W
t
1
REGISTER ADDR
REGISTER ADDR
REGISTER ADDR
DEV
A6
HIGH BYTE
HIGH BYTE
1
[15:8]
AD7143 DEVICE ADDRESS
DEV
A5
SR
2
28
S = START BIT
P = STOP BIT
SR = REPEATED START BIT
P
DEV
A4
DEV
A6
3
29
DEV
28
REGISTER ADDR
REGISTER ADDR
S
A3
t
AD7143 DEVICE ADDRESS
REGISTER ADDR
2
DEV
A5
4
LOW BYTE
LOW BYTE
30
DEV
A6
DEV
[7:0]
A2
29
Figure 40. Example of I
5
Figure 41. Example of Sequential I
AD7143 DEVICE ADDRESS
DEV
DEV
A5
A1
30
6
t
3
DEV
A0
DEV
7
A1
HIGH BYTE [15:8]
ACK = ACKNOWLEDGE BIT
ACK = NO ACKNOWLEDGE BIT
P
34
WRITE DATA
6-BIT DEVICE
R/W
ADDRESS
DEV
8
A0
t
S
4
35
DEV
ACK
A1
6-BIT DEVICE
ADDRESS
34
R/W
2
9
C Timing for Single Register Readback Operation
36
DEV
Rev. 0 | Page 30 of 56
A0
A15
t
4
35
ACK
10
REGISTER ADDRESS [A15:A8]
37
R/W
LOW BYTE [7:0]
A14
HIGH BYTE [15:8]
WRITE DATA
36
11
READ DATA
D7
38
ACK
2
C Write and Readback Operation
HIGH BYTE [15:8]
REGISTER DATA [D7:D0]
37
D6
READ DATA
39
t
5
D7
38
REGISTER DATA [D7:D0]
D6
A9
39
t
5
16
LOW BYTE [7:0]
HIGH BYTE [15:8]
READ DATA
WRITE DATA
A8
17
D1
LOW BYTE [7:0]
44
READ DATA
ACK
18
D0
45
D1
A7
44
ACK
19
REGISTER ADDRESS [A7:A0]
46
D0
LOW BYTE [7:0]
HIGH BYTE [15:8]
A6
WRITE DATA
45
20
READ DATA
ACK
t
6
HIGH BYTE [15:8]
P
46
READ DATA
t
8
P
A1
P
25
t
LOW BYTE [7:0]
7
READ DATA
A0
AD7143 DEVICE ADDRESS
26
LOW BYTE [7:0]
READ DATA
DEV
ACK
A6
27
1
DEV
A5
ACK
2
DEV
A4
P
3
ACK
P

Related parts for AD7143ACPZ