CS8406-CZ Cirrus Logic Inc, CS8406-CZ Datasheet - Page 32

no-image

CS8406-CZ

Manufacturer Part Number
CS8406-CZ
Description
Transceiver IC
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS8406-CZ

Peak Reflow Compatible (260 C)
No
Supply Voltage Max
5V
Program Memory Type
1 V
Transceiver Type
Digital Audio
Leaded Process Compatible
No
Mounting Type
Surface Mount
Interface Type
Serial
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS8406-CZ
Manufacturer:
AD
Quantity:
1 433
Part Number:
CS8406-CZZ
Manufacturer:
CIRRUS
Quantity:
2 257
Part Number:
CS8406-CZZ
Manufacturer:
CIRRUS
Quantity:
10
Part Number:
CS8406-CZZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS8406-CZZR
Manufacturer:
KINGBRIGHT
Quantity:
2 000
Part Number:
CS8406-CZZR
0
32
10.HARDWARE MODE
The CS8406 has a hardware mode that allows the use of the device without a microcontroller.
Hardware mode is selected by connecting the H/S pin to VL. The flexibility of the CS8406 is nec-
essarily limited in hardware mode. Various pins change function as described in the hardware
mode pin description section.
The hardware mode data flow is shown in Figure 12. Audio data is input through the serial audio
input port and routed to the AES3 transmitter.
10.1 Channel Status, User and Validity Data
The transmitted channel status, user and validity data can be input in two methods, determined
by the state of the CEN pin. Mode A is selected when the CEN pin is low. In mode A, the user bit
data and the validity bit are input through the U and V pins, clocked by both edges of ILRCK. The
channel status data is derived from the state of the COPY/C, ORIG, EMPH, and AUDIO pins.
Table 2 shows how the COPY/C and ORIG pins map to channel status bits. In consumer mode,
the transmitted category code is set to General (00h).
Mode B is selected when the CEN pin is high. In mode B, the channel status, user data bits and
the validity bit are input serially through the COPY/C, U and V pins. Data is clocked into these
pins at both edges of ILRCK. Figure 8 shows the timing requirements.
ILRCK
ISCLK
SDIN
Power supply pins are omitted from this diagram.
Please refer to the Typical Connection Diagram for hook-up details.
APMS
SFMT1 SFMT0
Serial
Audio
Input
RST
Figure 12. Hardware Mode Data Flow
VL
H/S
COPY/C ORIG EMPH AUDIO
C, U, V Data Buffer
Output
Clock
Source
AES3
Encoder
& Tx
OMCK
TCBLD
TXP
TXN
CEN
U
V
TCBL
CS8406
DS580F1

Related parts for CS8406-CZ