DS92LV18TVV National Semiconductor, DS92LV18TVV Datasheet - Page 16

• Manufacturer Part Number: DS92LV18TVV
• Description: Line Receiver IC
• Manufacturer: National Semiconductor

Specifications of DS92LV18TVV

• Driver Case Style: LQFP
• No. Of Pins: 80
• Peak Reflow Compatible (260 C): No
• Supply Voltage Max: 3.3V
• Leaded Process Compatible: No
• Package / Case: 80-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

www.national.com
Application Information
PVDD = PLL SECTION POWER SUPPLY
The PVDD pin supplies the PLL circuit. Note that the
DS92LV18 has two separate PLL and supply pins. The
PLL(s) require clean power for the minimization of Jitter. A
supply noise frequency in the 300 kHz to 1 MHz range can
cause increased output jitter. Certain power supplies may
have switching frequencies or high harmonic content in this
range. If this is the case, filtering of this noise spectrum may
be required. A notch filter response is best to provide a stable
VDD, suppression of the noise band, and good high-
frequency response (clock fundamental). This may be ac-
complished with a pie filter (CRC or CLC). If employed, a
separate pie filter is recommended for each PLL to minimize
drop in potential due to the series resistance. The pie filter
should be located close to the PVDD power pin. Separate
power planes for the PVDD pins is typically not required.
AVDD = LVDS SECTION POWER SUPPLY
The AVDD pins power the LVDS portion of the circuit. The
DS92LV18 has four AVDD pins. Due to the nature of the
design, current draw is not excessive on these pins. A 0.1uF
Truth Tables
RPWDN (Pin 01)
TPWDN (Pin 42)
H
H
H
L
H
H
H
L
REN (Pin 02)
H
H
X
L
DEN (Pin 19)
H
H
X
L
RX PLL Status (Internal)
(Continued)
Not Locked
Locked
Transmitter Truth Table
X
X
TX PLL Status (Internal)
Receiver Truth Table
Not Locked
Locked
16
X
X
ROUTn & RCLK (See Pin Diagram)
capacitor is sufficient for these pins. If space is available, a
0.01uF capacitor may be used in parallel with the 0.1uF
capacitor for additional high frequency filtering.
GROUNDS
The AGND pin should be connected to the signal common in
the cable for the return path of any common-mode current.
Most of the LVDS current will be odd-mode and return within
the interconnect pair. A small amount of current may be
even-mode due to coupled noise and driver imbalances.
This current should return via a low impedance known path.
A solid ground plane is recommended for both DVDD, PVDD
or AVDD. Using a split plane may cause ground loops or a
difference in ground potential at various ground pins of the
device.
Data & CLK Active
Hi Z
Hi Z
H
Serialized Data with Embedded Clock
LVDS Outputs (Pins 13 and 14)
Hi Z
Hi Z
Hi Z
H = PLL Unlocked
L = PLL Locked;
LOCK (Pin 63)
Hi Z
H
L