PIC16C745T-I/SO Microchip Technology, PIC16C745T-I/SO Datasheet - Page 101

• Manufacturer Part Number: PIC16C745T-I/SO
• Description: IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,SOP,28PIN,PLASTIC
• Manufacturer: Microchip Technology
• Series: PIC® 16Cr

Specifications of PIC16C745T-I/SO

• Rohs Compliant: YES
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 24MHz
• Connectivity: SCI, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 22
• Program Memory Size: 14KB (8K x 14)
• Program Memory Type: OTP
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 4.35 V ~ 5.25 V
• Data Converters: A/D 5x8b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-SOIC (7.5mm Width)
• Processor Series: PIC16C
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 256 B
• Maximum Clock Frequency: 24 MHz
• Number Of Programmable I/os: 22
• Number Of Timers: 3 bit
• Operating Supply Voltage: 4.35 V to 5.25 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: ICE2000, DM163022
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 5 bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

13.2.5
In EC mode, users may directly drive the PIC16C745/
765 provided that this external clock source meets the
AC/DC timing requirements listed in Section 17.4.
Figure 13-2 below shows how an external clock circuit
should be configured.
FIGURE 13-2: EXTERNAL CLOCK INPUT
FIGURE 13-3: OSCILLATOR/PLL CLOCK CONTROL
13.3
The PIC16CXX differentiates between various kinds of
RESET:
• Power-on Reset (POR)
• MCLR Reset during normal operation
• MCLR Reset during SLEEP
• WDT Reset (normal operation)
• Brown-out Reset (BOR)
Some registers are not affected in any RESET condi-
tion; their status is unknown on POR and unchanged in
any other RESET. Most other registers are reset to a
“RESET state” on POR, on the MCLR and WDT Reset,
on MCLR Reset during SLEEP, and on BOR. The TO
and PD bits are set or cleared differently in different
RESET situations as indicated in Table 13-4. These
bits are used in software to determine the nature of the
RESET. See Table 13-7 for a full description of RESET
states of all registers.
OSC2
OSC1
2000 Microchip Technology Inc.
Clock from
ext. system
CLKOUT
EXTERNAL CLOCK IN
RESET
OPERATION (EC OSC
CONFIGURATION)
EC
E4
HS
H4
OSC1
OSC2/CLKOUT
PIC16C745/765
4x PLL
Preliminary
EC
E4
HS
H4
13.2.6
In E4 mode, a PLL module is switched on in-line with
the clock provided to OSC1. The output of the PLL
drives F
A simplified block diagram of the on-chip RESET circuit
is shown in Figure 13-4.
The PICmicro
MCLR Reset path. The filter will detect and ignore
small pulses.
It should be noted that a WDT Reset does not drive
MCLR pin low.
Note: CLKOUT is the same frequency as OSC1 if
24 MHz
F
INT
INT
E4 MODE
in E4 mode, otherwise CLKOUT = OSC1/4.
.
®
6 MHz
PIC16C745/765
devices have a MCLR noise filter in the
Generator
Q Clock
DS41124C-page 101
To Circuits