AD9276-80KITZ Analog Devices Inc, AD9276-80KITZ Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD9276-80KITZ
Manufacturer Part Number
AD9276-80KITZ
Description
80MSPS ADC Converter Evaluation Board
Manufacturer
Analog Devices Inc
Datasheet
1.AD9276BSVZ.pdf
(48 pages)
Specifications of AD9276-80KITZ
Silicon Manufacturer
Analog Devices
Application Sub Type
ADC
Kit Application Type
Data Converter
Silicon Core Number
AD9276
Number Of Adc's
1
Number Of Bits
12
Sampling Rate (per Second)
80M
Data Interface
Serial, SPI™
Inputs Per Adc
1 Differential
Input Range
*
Power (typ) @ Conditions
195mW @ 40MSPS
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD9276
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 6. Pin Function Descriptions
Pin No.
0, 96, 97, 98
1
2
3, 9, 15, 21, 55, 61,
67, 73, 85, 86, 91
4, 10, 16, 22, 25, 50,
54, 60, 66, 72
5
6
7
8
11
12
13
14
17
18
19
20
NOTES
1. THE EXPOSED PAD SHOULD BE TIED TO A QUIET ANALOG GROUND.
LOSW-G
LOSW-H
LOSW-F
Name
GND
LI-E
LG-E
AVDD2
AVDD1
LO-F
LOSW-F
LI-F
LG-F
LO-G
LOSW-G
LI-G
LG-G
LO-H
LOSW-H
LI-H
LG-H
AVDD2
AVDD1
AVDD2
AVDD1
AVDD2
AVDD1
AVDD2
AVDD1
AVDD1
CLK–
CLK+
LO-G
LG-G
LO-H
LG-H
LG-E
LO-F
LG-F
LI-G
LI-H
LI-E
LI-F
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
1
2
3
4
5
6
7
8
9
PIN 1
INDICATOR
Description
Ground. Exposed paddle should be tied to a quiet analog ground.
LNA Analog Input for Channel E.
LNA Ground for Channel E.
3.0 V Analog Supply.
1.8 V Analog Supply.
LNA Analog Inverted Output for Channel F.
LNA Analog Switched Output for Channel F.
LNA Analog Input for Channel F.
LNA Ground for Channel F.
LNA Analog Inverted Output for Channel G.
LNA Analog Switched Output for Channel G.
LNA Analog Input for Channel G.
LNA Ground for Channel G.
LNA Analog Inverted Output for Channel H.
LNA Analog Switched Output for Channel H.
LNA Analog Input for Channel H.
LNA Ground for Channel H.
EXPOSED PADDLE, PIN 0
(BOTTOM OF PACKAGE)
Figure 4. Pin Configuration
Rev. 0 | Page 11 of 48
(Not to Scale)
AD9276
TOP VIEW
75
74
73
72
71
70
69
68
67
66
65
63
62
61
60
59
58
57
56
55
54
53
52
51
64
LI-D
LG-D
AVDD2
AVDD1
LO-C
LOSW-C
LI-C
LG-C
AVDD2
AVDD1
LO-B
LOSW-B
LI-B
LG-B
AVDD2
AVDD1
LO-A
LOSW-A
LI-A
LG-A
AVDD2
AVDD1
CSB
SDIO
SCLK
AD9276